{"id":"https://openalex.org/W2745615858","doi":"https://doi.org/10.1504/ijhpcn.2017.10007210","title":"Hardware support for message-passing in chip multi-processors","display_name":"Hardware support for message-passing in chip multi-processors","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2745615858","doi":"https://doi.org/10.1504/ijhpcn.2017.10007210","mag":"2745615858"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpcn.2017.10007210","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpcn.2017.10007210","pdf_url":null,"source":{"id":"https://openalex.org/S159903936","display_name":"International Journal of High Performance Computing and Networking","issn_l":"1740-0562","issn":["1740-0562","1740-0570"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Computing and Networking","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052597116","display_name":"Cihang Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Cihang Jiang","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100954872","display_name":"Weiming Zheng","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiming Zheng","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016596981","display_name":"Youhui Zhang","orcid":"https://orcid.org/0000-0003-2333-3580"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youhui Zhang","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100630067","display_name":"Yanhua Li","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanhua Li","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5052597116"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.658401,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":"4/5","first_page":"391","last_page":"391"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8685874938964844},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.7640952467918396},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6938484907150269},{"id":"https://openalex.org/keywords/message-passing-interface","display_name":"Message Passing Interface","score":0.6186956167221069},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5037581324577332},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5003926753997803},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4472549259662628},{"id":"https://openalex.org/keywords/point-to-point","display_name":"Point-to-point","score":0.4412887692451477},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4383416175842285},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4257635474205017},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4201311469078064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.388019323348999},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3213227391242981},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23958662152290344},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19231510162353516},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08578860759735107}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8685874938964844},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.7640952467918396},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6938484907150269},{"id":"https://openalex.org/C166782233","wikidata":"https://www.wikidata.org/wiki/Q127879","display_name":"Message Passing Interface","level":3,"score":0.6186956167221069},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5037581324577332},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5003926753997803},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4472549259662628},{"id":"https://openalex.org/C174440990","wikidata":"https://www.wikidata.org/wiki/Q681349","display_name":"Point-to-point","level":2,"score":0.4412887692451477},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4383416175842285},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4257635474205017},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4201311469078064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.388019323348999},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3213227391242981},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23958662152290344},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19231510162353516},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08578860759735107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpcn.2017.10007210","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpcn.2017.10007210","pdf_url":null,"source":{"id":"https://openalex.org/S159903936","display_name":"International Journal of High Performance Computing and Networking","issn_l":"1740-0562","issn":["1740-0562","1740-0570"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Computing and Networking","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1500216316","https://openalex.org/W1582995494","https://openalex.org/W1943625265","https://openalex.org/W1997444742","https://openalex.org/W2011106395","https://openalex.org/W2018899347","https://openalex.org/W2041722778","https://openalex.org/W2043387309","https://openalex.org/W2088032806","https://openalex.org/W2097876246","https://openalex.org/W2104151023","https://openalex.org/W2108060523","https://openalex.org/W2109265912","https://openalex.org/W2111156673","https://openalex.org/W2125391893","https://openalex.org/W2142759683","https://openalex.org/W2295026874","https://openalex.org/W2404301698"],"related_works":["https://openalex.org/W4386915331","https://openalex.org/W2124048060","https://openalex.org/W2378910916","https://openalex.org/W1511717675","https://openalex.org/W2361929291","https://openalex.org/W2116006827","https://openalex.org/W2086666199","https://openalex.org/W2185992486","https://openalex.org/W2110637160","https://openalex.org/W3204653628"],"abstract_inverted_index":{"Compared":[0],"with":[1,60,106],"the":[2,19,25,46,51,61,64,68,77,93,98,107,113,128,133,140],"traditional":[3],"shared-memory":[4],"programming":[5],"model,":[6],"message":[7,53,73,114],"passing":[8,54,115],"models":[9],"for":[10,56],"chip":[11],"multiprocessors":[12],"(CMPs)":[13],"have":[14],"distinct":[15],"advantages":[16],"due":[17],"to":[18,83],"relative":[20],"ease":[21],"of":[22,37,45,97,122,135,142],"validation":[23],"and":[24,75,90,144],"fact":[26],"that":[27,127],"they":[28],"are":[29,100,146],"more":[30],"portable.":[31],"This":[32],"paper":[33],"proposes":[34],"a":[35,39,84],"design":[36,66,89],"integrating":[38],"message-passing":[40,81],"engine":[41],"into":[42],"each":[43],"router":[44],"network-on-chip":[47],"as":[48,50,71],"well":[49],"programming-friendly":[52],"interface":[55],"these":[57],"engines.":[58],"Combined":[59],"DMA":[62],"mechanism,":[63],"proposed":[65,129],"applies":[67],"on-chip":[69],"RAM":[70],"intermediary":[72],"buffer,":[74],"frees":[76],"CPU":[78],"core":[79],"from":[80],"operations":[82],"large":[85],"extent.":[86],"The":[87],"detailed":[88],"implementation,":[91],"including":[92],"register-transfer-level":[94],"(RTL)":[95],"descriptions":[96],"engine,":[99],"presented.":[101],"Evaluations":[102],"show":[103],"that:":[104],"compared":[105],"software-based":[108],"solution,":[109],"it":[110],"can":[111],"decrease":[112],"latency":[116],"by":[117],"one":[118],"or":[119],"two":[120],"orders":[121],"magnitude.":[123],"Co-simulation":[124],"also":[125],"demonstrates":[126],"designs":[130],"effectively":[131],"boost":[132],"performance":[134],"point-to-point":[136],"communications":[137],"on-chip,":[138],"while":[139],"consumptions":[141],"power":[143],"chip-area":[145],"both":[147],"limited.":[148]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}