{"id":"https://openalex.org/W2616815663","doi":"https://doi.org/10.1504/ijhpcn.2017.10005143","title":"Improved reconfigurable hyper-pipeline soft-core processor on FPGA for SIMD","display_name":"Improved reconfigurable hyper-pipeline soft-core processor on FPGA for SIMD","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2616815663","doi":"https://doi.org/10.1504/ijhpcn.2017.10005143","mag":"2616815663"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpcn.2017.10005143","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpcn.2017.10005143","pdf_url":null,"source":{"id":"https://openalex.org/S159903936","display_name":"International Journal of High Performance Computing and Networking","issn_l":"1740-0562","issn":["1740-0562","1740-0570"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Computing and Networking","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101681590","display_name":"Maheswari Raja","orcid":null},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Maheswari Raja","raw_affiliation_strings":["School of Computing Science and Engineering, VIT University, Vandalur-Kelambakkam Road, Chennai-600127, Tamilnadu, India"],"affiliations":[{"raw_affiliation_string":"School of Computing Science and Engineering, VIT University, Vandalur-Kelambakkam Road, Chennai-600127, Tamilnadu, India","institution_ids":["https://openalex.org/I876193797"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049273744","display_name":"V. Pattabiraman","orcid":"https://orcid.org/0000-0001-8734-2203"},"institutions":[{"id":"https://openalex.org/I876193797","display_name":"Vellore Institute of Technology University","ror":"https://ror.org/00qzypv28","country_code":"IN","type":"education","lineage":["https://openalex.org/I876193797"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pattabiraman Venkatasubbu","raw_affiliation_strings":["School of Computing Science and Engineering, VIT University, Vandalur-Kelambakkam Road, Chennai-600127, Tamilnadu, India"],"affiliations":[{"raw_affiliation_string":"School of Computing Science and Engineering, VIT University, Vandalur-Kelambakkam Road, Chennai-600127, Tamilnadu, India","institution_ids":["https://openalex.org/I876193797"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101681590"],"corresponding_institution_ids":["https://openalex.org/I876193797"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05643529,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":"3","first_page":"207","last_page":"207"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8863323926925659},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8297722339630127},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7451291680335999},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7375737428665161},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6318063735961914},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6249826550483704},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5862769484519958},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5810932517051697},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5587525963783264},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5132689476013184},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5021488666534424},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33190932869911194},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2064380943775177},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18533173203468323},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.08371379971504211}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8863323926925659},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8297722339630127},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7451291680335999},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7375737428665161},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6318063735961914},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6249826550483704},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5862769484519958},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5810932517051697},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5587525963783264},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5132689476013184},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5021488666534424},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33190932869911194},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2064380943775177},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18533173203468323},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.08371379971504211},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijhpcn.2017.10005143","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpcn.2017.10005143","pdf_url":null,"source":{"id":"https://openalex.org/S159903936","display_name":"International Journal of High Performance Computing and Networking","issn_l":"1740-0562","issn":["1740-0562","1740-0570"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Computing and Networking","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1979367934","https://openalex.org/W1982929701","https://openalex.org/W2016766483","https://openalex.org/W2019430444","https://openalex.org/W2033730497","https://openalex.org/W2036858865","https://openalex.org/W2050343899","https://openalex.org/W2050670895","https://openalex.org/W2073972852","https://openalex.org/W2095714273","https://openalex.org/W2108308693","https://openalex.org/W2111813247","https://openalex.org/W2117285153","https://openalex.org/W2120916598","https://openalex.org/W2123715095","https://openalex.org/W2125612798","https://openalex.org/W2137589995","https://openalex.org/W2154428928","https://openalex.org/W2157993789","https://openalex.org/W2159896218","https://openalex.org/W2170049777","https://openalex.org/W2182477315","https://openalex.org/W2284429084"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1482836228","https://openalex.org/W2356166161","https://openalex.org/W1969937427","https://openalex.org/W4281749670","https://openalex.org/W2130533867","https://openalex.org/W3144620029","https://openalex.org/W2014882201","https://openalex.org/W2392960441","https://openalex.org/W3139936489"],"abstract_inverted_index":{"Reconfiguration":[0],"is":[1,108,114,143],"a":[2],"powerful":[3],"computational":[4],"model":[5],"in":[6,29,145],"which":[7,78,121],"the":[8,15,19,45,50,56,59,68,83,90,94,99,157],"processors":[9],"can":[10,71],"be":[11,72],"changed":[12],"dynamically":[13],"during":[14,67],"execution":[16,100],"phase":[17],"of":[18,58,82,102,126],"system.":[20,87],"This":[21,104],"paper":[22],"presents":[23],"dynamic":[24],"reconfigurable":[25,51,106,138],"register":[26,47,52,92,124],"file":[27,48,53],"allocation":[28],"hyper":[30,75],"pipelined":[31],"OR1200":[32,42],"(Open":[33],"RISC)":[34],"for":[35,74,128],"single":[36,84],"instruction":[37],"multiple":[38],"data":[39],"(SIMD).":[40],"The":[41,61,140],"instantly":[43],"reconfigures":[44],"actual":[46],"to":[49,55,135],"according":[54],"requirement":[57],"application.":[60],"unused":[62,91],"general":[63],"purpose":[64],"registers":[65],"obtained":[66],"reconfiguration":[69],"process":[70],"used":[73],"pipelining":[76],"technique":[77,107,142],"improves":[79],"overall":[80],"performance":[81],"core":[85],"processor":[86],"Thus":[88],"releasing":[89],"reduces":[93],"power":[95,132],"consumption":[96],"and":[97,112,131,152,159],"increases":[98],"speed":[101],"OR1200.":[103,162],"proposed":[105,141,160],"implemented":[109],"using":[110,116],"Verilog":[111],"it":[113],"tested":[115],"MediaBench":[117],"multimedia":[118,129],"benchmark":[119],"dataset":[120,130],"ensures":[122],"reduced":[123],"utilisation":[125],"16.80%":[127],"reduction":[133],"up":[134],"72.7%":[136],"with":[137,156],"modules.":[139],"configured":[144],"Virtex-6":[146],"field":[147],"programmable":[148],"gate":[149],"array":[150],"(FPGA)":[151],"results":[153],"are":[154],"analysed":[155],"existing":[158],"reconfigured":[161]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}