{"id":"https://openalex.org/W2615460309","doi":"https://doi.org/10.1504/ijhpcn.2017.10005140","title":"pvFPGA: paravirtualising an FPGA-based hardware accelerator towards general purpose computing","display_name":"pvFPGA: paravirtualising an FPGA-based hardware accelerator towards general purpose computing","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2615460309","doi":"https://doi.org/10.1504/ijhpcn.2017.10005140","mag":"2615460309"},"language":"en","primary_location":{"id":"doi:10.1504/ijhpcn.2017.10005140","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpcn.2017.10005140","pdf_url":null,"source":{"id":"https://openalex.org/S159903936","display_name":"International Journal of High Performance Computing and Networking","issn_l":"1740-0562","issn":["1740-0562","1740-0570"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Computing and Networking","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ruor.uottawa.ca/bitstreams/37716d99-e658-49cd-bb56-f8fddbe5f99b/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016058087","display_name":"Miodrag Boli\u0107","orcid":"https://orcid.org/0000-0002-8013-8645"},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Miodrag Bolic","raw_affiliation_strings":["Computer Architecture Research Group, University of Ottawa, 800 King Edward, Ottawa, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Research Group, University of Ottawa, 800 King Edward, Ottawa, Ontario, Canada","institution_ids":["https://openalex.org/I153718931"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027082802","display_name":"Jonathan Parri","orcid":null},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jonathan Parri","raw_affiliation_strings":["Computer Architecture Research Group, University of Ottawa, 800 King Edward, Ottawa, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Research Group, University of Ottawa, 800 King Edward, Ottawa, Ontario, Canada","institution_ids":["https://openalex.org/I153718931"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100392222","display_name":"Wei Wang","orcid":"https://orcid.org/0000-0003-2262-2508"},"institutions":[{"id":"https://openalex.org/I153718931","display_name":"University of Ottawa","ror":"https://ror.org/03c4mmv16","country_code":"CA","type":"education","lineage":["https://openalex.org/I153718931"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Wei Wang","raw_affiliation_strings":["Computer Architecture Research Group, University of Ottawa, 800 King Edward, Ottawa, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Research Group, University of Ottawa, 800 King Edward, Ottawa, Ontario, Canada","institution_ids":["https://openalex.org/I153718931"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016058087"],"corresponding_institution_ids":["https://openalex.org/I153718931"],"apc_list":null,"apc_paid":null,"fwci":0.2253,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46934159,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"10","issue":"3","first_page":"179","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8454561233520508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.782593846321106},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6639532446861267},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6179589629173279},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5602679252624512},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5100084543228149},{"id":"https://openalex.org/keywords/direct-memory-access","display_name":"Direct memory access","score":0.5064829587936401},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42809611558914185},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.42725810408592224},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40078005194664},{"id":"https://openalex.org/keywords/transfer","display_name":"Transfer (computing)","score":0.1144891083240509}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8454561233520508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.782593846321106},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6639532446861267},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6179589629173279},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5602679252624512},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5100084543228149},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.5064829587936401},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42809611558914185},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.42725810408592224},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40078005194664},{"id":"https://openalex.org/C2776175482","wikidata":"https://www.wikidata.org/wiki/Q1195816","display_name":"Transfer (computing)","level":2,"score":0.1144891083240509},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1504/ijhpcn.2017.10005140","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijhpcn.2017.10005140","pdf_url":null,"source":{"id":"https://openalex.org/S159903936","display_name":"International Journal of High Performance Computing and Networking","issn_l":"1740-0562","issn":["1740-0562","1740-0570"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of High Performance Computing and Networking","raw_type":"journal-article"},{"id":"pmh:oai:ruor.uottawa.ca:10393/36125","is_oa":true,"landing_page_url":"http://hdl.handle.net/10393/36125","pdf_url":"https://ruor.uottawa.ca/bitstreams/37716d99-e658-49cd-bb56-f8fddbe5f99b/download","source":{"id":"https://openalex.org/S4306400902","display_name":"uO Research (University of Ottawa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I153718931","host_organization_name":"University of Ottawa","host_organization_lineage":["https://openalex.org/I153718931"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Research Paper"}],"best_oa_location":{"id":"pmh:oai:ruor.uottawa.ca:10393/36125","is_oa":true,"landing_page_url":"http://hdl.handle.net/10393/36125","pdf_url":"https://ruor.uottawa.ca/bitstreams/37716d99-e658-49cd-bb56-f8fddbe5f99b/download","source":{"id":"https://openalex.org/S4306400902","display_name":"uO Research (University of Ottawa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I153718931","host_organization_name":"University of Ottawa","host_organization_lineage":["https://openalex.org/I153718931"],"host_organization_lineage_names":[],"type":"repository"},"license":"public-domain","license_id":"https://openalex.org/licenses/public-domain","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Research Paper"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2615460309.pdf","grobid_xml":"https://content.openalex.org/works/W2615460309.grobid-xml"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W1508947956","https://openalex.org/W1550115315","https://openalex.org/W1988255501","https://openalex.org/W1993694077","https://openalex.org/W1996212904","https://openalex.org/W1996335201","https://openalex.org/W1999702719","https://openalex.org/W2002339923","https://openalex.org/W2011389593","https://openalex.org/W2028887641","https://openalex.org/W2030005191","https://openalex.org/W2036260704","https://openalex.org/W2038978210","https://openalex.org/W2043542037","https://openalex.org/W2067332732","https://openalex.org/W2070513719","https://openalex.org/W2070630412","https://openalex.org/W2070743939","https://openalex.org/W2073440481","https://openalex.org/W2093382439","https://openalex.org/W2105853930","https://openalex.org/W2108157916","https://openalex.org/W2113755305","https://openalex.org/W2115959869","https://openalex.org/W2124365587","https://openalex.org/W2125187067","https://openalex.org/W2131726714","https://openalex.org/W2137262291","https://openalex.org/W2141418654","https://openalex.org/W2143738350","https://openalex.org/W2168874286","https://openalex.org/W2173213060","https://openalex.org/W2978655370"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W272033699"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,17,64],"ameliorated":[4],"design":[5,13,29],"of":[6,41,94,119],"pvFPGA,":[7],"which":[8,116],"is":[9,88],"a":[10,22,56,60,84,113],"novel":[11],"system":[12],"solution":[14],"for":[15,36],"virtualising":[16],"FPGA-based":[18],"hardware":[19],"accelerator":[20,28,77,125,133],"by":[21,154],"virtual":[23],"machine":[24],"monitor":[25],"(VMM).":[26],"The":[27,67,144],"on":[30,130],"the":[31,42,47,51,71,75,92,131],"FPGA":[32,65,76,132],"can":[33],"be":[34,128],"used":[35],"accelerating":[37],"various":[38],"applications,":[39],"regardless":[40],"application":[43],"computation":[44],"latencies.":[45],"In":[46,109],"implementation,":[48],"we":[49,111],"adopt":[50],"Xen":[52],"VMM":[53],"to":[54,90,99,123,127,139,156],"build":[55],"paravirtualised":[57],"environment,":[58],"and":[59,74,83],"Xilinx":[61],"Virtex-6":[62],"as":[63],"accelerator.":[66],"data":[68,95],"transferred":[69],"between":[70],"x86":[72],"server":[73],"through":[78,135],"direct":[79],"memory":[80],"access":[81],"(DMA),":[82],"streaming":[85,101],"pipeline":[86,102],"technique":[87],"adopted":[89],"improve":[91],"efficiency":[93],"transfer.":[96],"Several":[97],"solutions":[98],"solve":[100],"hazards":[103],"are":[104],"discussed":[105],"in":[106],"this":[107],"paper.":[108],"addition,":[110],"propose":[112],"technique,":[114],"hyper-requesting,":[115],"enables":[117],"portions":[118],"two":[120],"requests":[121],"bidding":[122],"different":[124],"applications":[126],"processed":[129],"simultaneously":[134],"DMA":[136],"context":[137],"switches,":[138],"achieve":[140],"request":[141,151],"level":[142],"parallelism.":[143],"experimental":[145],"results":[146],"show":[147],"that":[148],"hyper-requesting":[149],"reduces":[150],"turnaround":[152],"time":[153],"up":[155],"80%.":[157]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2017-05-26T00:00:00"}