{"id":"https://openalex.org/W2573860937","doi":"https://doi.org/10.1504/ijes.2017.10002591","title":"Implementation of dynamic reconfigurable interpolator for open architecture CNC by using FPGA","display_name":"Implementation of dynamic reconfigurable interpolator for open architecture CNC by using FPGA","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2573860937","doi":"https://doi.org/10.1504/ijes.2017.10002591","mag":"2573860937"},"language":"en","primary_location":{"id":"doi:10.1504/ijes.2017.10002591","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijes.2017.10002591","pdf_url":null,"source":{"id":"https://openalex.org/S204369148","display_name":"International Journal of Embedded Systems","issn_l":"1741-1068","issn":["1741-1068","1741-1076"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055335176","display_name":"Dianhong Wang","orcid":"https://orcid.org/0000-0002-4337-4593"},"institutions":[{"id":"https://openalex.org/I3124059619","display_name":"China University of Geosciences","ror":"https://ror.org/04gcegc37","country_code":"CN","type":"education","lineage":["https://openalex.org/I3124059619"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dianhong Wang","raw_affiliation_strings":["Department of Mechanical and Electronic Information Engineering, China University of Geosciences (Wuhan), Wuhan, Hubei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mechanical and Electronic Information Engineering, China University of Geosciences (Wuhan), Wuhan, Hubei, China","institution_ids":["https://openalex.org/I3124059619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100978680","display_name":"Jian Luo","orcid":"https://orcid.org/0000-0002-9357-3988"},"institutions":[{"id":"https://openalex.org/I3124059619","display_name":"China University of Geosciences","ror":"https://ror.org/04gcegc37","country_code":"CN","type":"education","lineage":["https://openalex.org/I3124059619"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Luo","raw_affiliation_strings":["Department of Mechanical and Electronic Information Engineering, China University of Geosciences (Wuhan), Wuhan, Hubei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mechanical and Electronic Information Engineering, China University of Geosciences (Wuhan), Wuhan, Hubei, China","institution_ids":["https://openalex.org/I3124059619"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059227379","display_name":"Xiaoyong Ni","orcid":"https://orcid.org/0000-0002-7620-9893"},"institutions":[{"id":"https://openalex.org/I3124059619","display_name":"China University of Geosciences","ror":"https://ror.org/04gcegc37","country_code":"CN","type":"education","lineage":["https://openalex.org/I3124059619"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Ni","raw_affiliation_strings":["Department of Mechanical and Electronic Information Engineering, China University of Geosciences (Wuhan), Wuhan, Hubei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mechanical and Electronic Information Engineering, China University of Geosciences (Wuhan), Wuhan, Hubei, China","institution_ids":["https://openalex.org/I3124059619"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100619584","display_name":"Hongjian Zhang","orcid":"https://orcid.org/0000-0001-8891-5667"},"institutions":[{"id":"https://openalex.org/I37461747","display_name":"Wuhan University","ror":"https://ror.org/033vjfk17","country_code":"CN","type":"education","lineage":["https://openalex.org/I37461747"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongjian Zhang","raw_affiliation_strings":["Luojia College, Wuhan University, Wuhan, Hubei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Luojia College, Wuhan University, Wuhan, Hubei, China","institution_ids":["https://openalex.org/I37461747"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00878354,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":"1","first_page":"45","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9030457735061646},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8249790668487549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7307532429695129},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6017562747001648},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5832182168960571},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5717107653617859},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4504750669002533},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43572238087654114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3716908097267151}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9030457735061646},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8249790668487549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7307532429695129},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6017562747001648},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5832182168960571},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5717107653617859},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4504750669002533},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43572238087654114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3716908097267151},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijes.2017.10002591","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijes.2017.10002591","pdf_url":null,"source":{"id":"https://openalex.org/S204369148","display_name":"International Journal of Embedded Systems","issn_l":"1741-1068","issn":["1741-1068","1741-1076"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Embedded Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540","https://openalex.org/W2204754129","https://openalex.org/W1569711686"],"abstract_inverted_index":{"Functionality":[0],"and":[1,44],"cost":[2],"are":[3,80],"two":[4],"key":[5],"factors":[6],"for":[7,60],"open":[8],"architecture":[9],"machine":[10],"tools.":[11],"Dynamic":[12],"reconfiguration":[13,27],"technology":[14],"provides":[15],"a":[16,37,75],"method":[17],"to":[18,70,82],"achieve":[19],"more":[20],"functions":[21,50],"at":[22],"low":[23],"cost.":[24],"Hardware":[25],"dynamic":[26,38,88],"is":[28,47],"special":[29],"feature":[30],"of":[31,51,86],"FPGA":[32],"devices.":[33],"In":[34],"this":[35],"paper,":[36],"reconfigurable":[39,89],"interpolator":[40,52],"with":[41],"linear,":[42],"circular":[43],"NURBS":[45],"interpolations":[46,73],"presented.":[48],"The":[49,58],"can":[53],"be":[54],"reconfigured":[55],"during":[56],"machining.":[57],"requirement":[59],"logic":[61],"resource":[62],"on-chip":[63],"reduces":[64],"evidently,":[65],"which":[66],"makes":[67],"it":[68],"feasible":[69],"implement":[71],"complicated":[72],"using":[74],"limited":[76],"area.":[77],"Experimental":[78],"results":[79],"presented":[81],"verify":[83],"the":[84,87],"performance":[85],"interpolator.":[90]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}