{"id":"https://openalex.org/W4312558109","doi":"https://doi.org/10.1504/ijcat.2022.10051189","title":"FPGA-based DFT system design, optimisation and implementation using high-level synthesis","display_name":"FPGA-based DFT system design, optimisation and implementation using high-level synthesis","publication_year":2022,"publication_date":"2022-01-01","ids":{"openalex":"https://openalex.org/W4312558109","doi":"https://doi.org/10.1504/ijcat.2022.10051189"},"language":"en","primary_location":{"id":"doi:10.1504/ijcat.2022.10051189","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijcat.2022.10051189","pdf_url":null,"source":{"id":"https://openalex.org/S4210207686","display_name":"International Journal of Computer Applications in Technology","issn_l":"0952-8091","issn":["0952-8091","1741-5047"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Applications in Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068891302","display_name":"Yi Xie","orcid":"https://orcid.org/0000-0002-1416-5557"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yi Xie","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019439179","display_name":"Shensheng Tang","orcid":"https://orcid.org/0000-0002-1889-2794"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shensheng Tang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5022563498","display_name":"Monali Sinare","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Monali Sinare","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15985663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"69","issue":"1","first_page":"47","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9370999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9266999959945679,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.787528395652771},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6825493574142456},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5851641297340393},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.550864577293396},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5335977673530579}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.787528395652771},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6825493574142456},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5851641297340393},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.550864577293396},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5335977673530579}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijcat.2022.10051189","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijcat.2022.10051189","pdf_url":null,"source":{"id":"https://openalex.org/S4210207686","display_name":"International Journal of Computer Applications in Technology","issn_l":"0952-8091","issn":["0952-8091","1741-5047"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Applications in Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2363944576","https://openalex.org/W1996242078","https://openalex.org/W2351041855","https://openalex.org/W2612099726","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160632767","https://openalex.org/W2160474882"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}