{"id":"https://openalex.org/W2595505096","doi":"https://doi.org/10.1504/ijcaet.2017.10003934","title":"A 12T MT-CMOS low power and low leakage SRAM cell","display_name":"A 12T MT-CMOS low power and low leakage SRAM cell","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2595505096","doi":"https://doi.org/10.1504/ijcaet.2017.10003934","mag":"2595505096"},"language":"en","primary_location":{"id":"doi:10.1504/ijcaet.2017.10003934","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijcaet.2017.10003934","pdf_url":null,"source":{"id":"https://openalex.org/S5114360","display_name":"International Journal of Computer Aided Engineering and Technology","issn_l":"1757-2657","issn":["1757-2657","1757-2665"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Aided Engineering and Technology","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016524175","display_name":"Durbadal Mandal","orcid":"https://orcid.org/0000-0002-4205-6534"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Durbadal Mandal","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Durgapur, West Bengal 713209, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109083066","display_name":"Sakti Prasad Ghoshal","orcid":"https://orcid.org/0009-0006-6050-5977"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sakti Prasad Ghoshal","raw_affiliation_strings":["Department of EE, National Institute of Technology, Durgapur, West Bengal 713209, India"],"affiliations":[{"raw_affiliation_string":"Department of EE, National Institute of Technology, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012097209","display_name":"Rajib Kar","orcid":"https://orcid.org/0000-0002-5789-0580"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajib Kar","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Durgapur, West Bengal 713209, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000019188","display_name":"Prashant Upadhyay","orcid":"https://orcid.org/0000-0001-5580-9956"},"institutions":[{"id":"https://openalex.org/I155837530","display_name":"National Institute of Technology Durgapur","ror":"https://ror.org/04ds0jm32","country_code":"IN","type":"education","lineage":["https://openalex.org/I155837530"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashant Upadhyay","raw_affiliation_strings":["Department of ECE, National Institute of Technology, Durgapur, West Bengal 713209, India"],"affiliations":[{"raw_affiliation_string":"Department of ECE, National Institute of Technology, Durgapur, West Bengal 713209, India","institution_ids":["https://openalex.org/I155837530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5016524175"],"corresponding_institution_ids":["https://openalex.org/I155837530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0175892,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"9","issue":"3","first_page":"307","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8228039741516113},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.8052693605422974},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6981502175331116},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5415871143341064},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5391545295715332},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5348004102706909},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5255160331726074},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4964154362678528},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.4847142696380615},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.48445749282836914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46938201785087585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.44735562801361084},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.42050665616989136},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09768283367156982}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8228039741516113},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.8052693605422974},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6981502175331116},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5415871143341064},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5391545295715332},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5348004102706909},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5255160331726074},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4964154362678528},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.4847142696380615},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.48445749282836914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46938201785087585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.44735562801361084},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.42050665616989136},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09768283367156982},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1504/ijcaet.2017.10003934","is_oa":false,"landing_page_url":"https://doi.org/10.1504/ijcaet.2017.10003934","pdf_url":null,"source":{"id":"https://openalex.org/S5114360","display_name":"International Journal of Computer Aided Engineering and Technology","issn_l":"1757-2657","issn":["1757-2657","1757-2665"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310317825","host_organization_name":"Inderscience Publishers","host_organization_lineage":["https://openalex.org/P4310317825"],"host_organization_lineage_names":["Inderscience Publishers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Aided Engineering and Technology","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3154683910","https://openalex.org/W1846734616","https://openalex.org/W3134543635","https://openalex.org/W2359532622","https://openalex.org/W2138628085","https://openalex.org/W2473481124","https://openalex.org/W3216082192","https://openalex.org/W3009147998","https://openalex.org/W2128876494","https://openalex.org/W2058065948"],"abstract_inverted_index":{"This":[0],"paper":[1],"focuses":[2],"on":[3],"the":[4,23,34,38,43,50,54,58,61,69,92,104,123,131,145,153,174],"design":[5],"of":[6,57,144,176],"low":[7],"power":[8,71,127],"and":[9,37,60,80,113,137,178],"stable,":[10],"novel":[11],"12T":[12],"multi-threshold":[13],"CMOS":[14,167],"(MTCMOS)-based":[15],"static":[16,126,138],"random":[17],"access":[18],"memory":[19],"(SRAM)":[20],"cell.":[21],"In":[22],"proposed":[24,132,146],"structure":[25],"two":[26,81],"voltage":[27,52,67,75,84],"sources":[28],"are":[29,88],"used,":[30],"one":[31,40],"connected":[32,41],"with":[33,42],"bit":[35,59],"line":[36,45],"other":[39],"bitbar":[44,62],"in":[46,65,119,125,130,155,164],"order":[47],"to":[48,152],"reduce":[49],"swing":[51,66,156],"at":[53],"output":[55],"nodes":[56],"lines.":[63],"Reduction":[64,118],"reduces":[68,100],"dynamic":[70,136],"dissipation.":[72,128],"Low":[73],"threshold":[74,83],"(LVT)":[76],"transmission":[77],"gate":[78],"(TG)":[79],"high":[82],"(HVT)":[85],"sleep":[86],"transistors":[87,105],"used":[89,172],"for":[90,173],"applying":[91],"charge":[93,97],"recycling":[94,98],"technique.":[95],"The":[96,158],"technique":[99],"leakage":[101,120],"current":[102,121],"when":[103],"change":[106],"its":[107],"state":[108],"from":[109],"sleep-to-active":[110],"(OFF-to-ON":[111],"condition)":[112,116],"active-to-sleep":[114],"(ON-to-OFF":[115],"modes.":[117],"causes":[122],"reduction":[124,154],"So":[129],"SRAM":[133,147],"cell":[134],"both":[135],"powers":[139],"have":[140],"been":[141,162],"reduced.":[142],"Stability":[143],"has":[148,161],"also":[149],"improved":[150],"due":[151],"voltage.":[157],"circuit":[159],"simulation":[160],"done":[163],"45":[165],"nm":[166],"environment.":[168],"Microwind":[169],"3.1":[170],"is":[171],"purpose":[175],"schematic":[177],"layout":[179],"designs.":[180]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}