{"id":"https://openalex.org/W4323343897","doi":"https://doi.org/10.14778/3579075.3579085","title":"Optimistic Data Parallelism for FPGA-Accelerated Sketching","display_name":"Optimistic Data Parallelism for FPGA-Accelerated Sketching","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4323343897","doi":"https://doi.org/10.14778/3579075.3579085"},"language":"en","primary_location":{"id":"doi:10.14778/3579075.3579085","is_oa":false,"landing_page_url":"https://doi.org/10.14778/3579075.3579085","pdf_url":null,"source":{"id":"https://openalex.org/S4210226185","display_name":"Proceedings of the VLDB Endowment","issn_l":"2150-8097","issn":["2150-8097"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the VLDB Endowment","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.itu.dk/ws/files/95292336/p1113_kiefer.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032323756","display_name":"Martin Kiefer","orcid":"https://orcid.org/0000-0001-8662-4591"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Kiefer","raw_affiliation_strings":["Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085621030","display_name":"Ilias Poulakis","orcid":null},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ilias Poulakis","raw_affiliation_strings":["Technische Universit\u00e4t Berlin, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Berlin, Germany","institution_ids":["https://openalex.org/I4577782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058762648","display_name":"Eleni Tzirita Zacharatou","orcid":"https://orcid.org/0000-0001-8873-5455"},"institutions":[{"id":"https://openalex.org/I83467386","display_name":"IT University of Copenhagen","ror":"https://ror.org/02309jg23","country_code":"DK","type":"education","lineage":["https://openalex.org/I83467386"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Eleni Tzirita Zacharatou","raw_affiliation_strings":["IT University of Copenhagen, Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IT University of Copenhagen, Denmark","institution_ids":["https://openalex.org/I83467386"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002413906","display_name":"Volker Markl","orcid":"https://orcid.org/0009-0009-0964-026X"},"institutions":[{"id":"https://openalex.org/I4577782","display_name":"Technische Universit\u00e4t Berlin","ror":"https://ror.org/03v4gjf40","country_code":"DE","type":"education","lineage":["https://openalex.org/I4577782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Volker Markl","raw_affiliation_strings":["Technische Universit\u00e4t Berlin, DFKI GmbH, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Berlin, DFKI GmbH, Germany","institution_ids":["https://openalex.org/I4577782"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0183,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85277567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"16","issue":"5","first_page":"1113","last_page":"1125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.8473951816558838},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6802960634231567},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6662421226501465},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6290053725242615},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.5553702116012573},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.48460066318511963},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27782225608825684}],"concepts":[{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.8473951816558838},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6802960634231567},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6662421226501465},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6290053725242615},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.5553702116012573},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.48460066318511963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27782225608825684}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.14778/3579075.3579085","is_oa":false,"landing_page_url":"https://doi.org/10.14778/3579075.3579085","pdf_url":null,"source":{"id":"https://openalex.org/S4210226185","display_name":"Proceedings of the VLDB Endowment","issn_l":"2150-8097","issn":["2150-8097"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the VLDB Endowment","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/dcbf8603-1ba5-4a72-b58b-8d469cb15c03","is_oa":true,"landing_page_url":"https://pure.itu.dk/portal/da/publications/dcbf8603-1ba5-4a72-b58b-8d469cb15c03","pdf_url":"https://pure.itu.dk/ws/files/95292336/p1113_kiefer.pdf","source":{"id":"https://openalex.org/S4377196680","display_name":"IT University Of Copenhagen (IT University of Copenhagen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83467386","host_organization_name":"IT University of Copenhagen","host_organization_lineage":["https://openalex.org/I83467386"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kiefer, M, Poulakis, I, Zacharatou, E T & Markl, V 2023, 'Optimistic Data Parallelism for FPGA-Accelerated Sketching', Proceedings of the VLDB Endowment, vol. 16, no. 5. https://doi.org/doi:10.14778/3579075.3579085","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/dcbf8603-1ba5-4a72-b58b-8d469cb15c03","is_oa":true,"landing_page_url":"https://pure.itu.dk/portal/da/publications/dcbf8603-1ba5-4a72-b58b-8d469cb15c03","pdf_url":"https://pure.itu.dk/ws/files/95292336/p1113_kiefer.pdf","source":{"id":"https://openalex.org/S4377196680","display_name":"IT University Of Copenhagen (IT University of Copenhagen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I83467386","host_organization_name":"IT University of Copenhagen","host_organization_lineage":["https://openalex.org/I83467386"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kiefer, M, Poulakis, I, Zacharatou, E T & Markl, V 2023, 'Optimistic Data Parallelism for FPGA-Accelerated Sketching', Proceedings of the VLDB Endowment, vol. 16, no. 5. https://doi.org/doi:10.14778/3579075.3579085","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321652","display_name":"Eidgen\u00f6ssische Technische Hochschule Z\u00fcrich","ror":"https://ror.org/05a28rw58"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4323343897.pdf","grobid_xml":"https://content.openalex.org/works/W4323343897.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W2012549717","https://openalex.org/W2022858489","https://openalex.org/W2023797161","https://openalex.org/W2080234606","https://openalex.org/W2131126403","https://openalex.org/W2182148349","https://openalex.org/W2243803726","https://openalex.org/W2294895103","https://openalex.org/W2297100101","https://openalex.org/W2766460946","https://openalex.org/W2834288129","https://openalex.org/W2963174348","https://openalex.org/W3170483233","https://openalex.org/W3186509987","https://openalex.org/W4206190371","https://openalex.org/W4232548785","https://openalex.org/W4251346152","https://openalex.org/W4365800050"],"related_works":["https://openalex.org/W2950520577","https://openalex.org/W1501159154","https://openalex.org/W2003935582","https://openalex.org/W74409296","https://openalex.org/W1554644772","https://openalex.org/W2494130044","https://openalex.org/W2468095077","https://openalex.org/W29548032","https://openalex.org/W4230999561","https://openalex.org/W1595672120"],"abstract_inverted_index":{"Sketches":[0],"are":[1],"a":[2,61,70,160,183],"popular":[3],"approximation":[4],"technique":[5],"for":[6,36,55,66],"large":[7],"datasets":[8],"and":[9,32,99,130,163],"high-velocity":[10],"data":[11,26,90],"streams.":[12],"While":[13],"custom":[14],"FPGA-based":[15],"hardware":[16],"has":[17],"shown":[18],"admirable":[19],"throughput":[20,158],"at":[21],"sketching,":[22],"the":[23,56,101,106,132,140],"state-of-the-art":[24],"exploits":[25],"parallelism":[27],"by":[28,52,117,170,175],"fully":[29],"replicating":[30],"resources":[31,54,137],"constructing":[33],"independent":[34,75],"summaries":[35],"every":[37],"parallel":[38,143],"input":[39,80,89,144],"value.":[40],"We":[41,59,146],"consider":[42],"this":[43],"approach":[44],"pessimistic,":[45],"as":[46],"it":[47],"guarantees":[48],"constant":[49],"processing":[50,102],"rates":[51],"provisioning":[53],"worst":[57],"case.":[58],"propose":[60],"novel":[62],"optimistic":[63,126,171],"sketching":[64,185],"architecture":[65,127],"FPGAs":[67],"that":[68,113,124,149],"partitions":[69],"single":[71],"sketch":[72,167],"into":[73],"multiple":[74],"banks":[76,98],"shared":[77],"among":[78],"all":[79],"values,":[81],"thus":[82],"significantly":[83],"reducing":[84],"resource":[85],"consumption.":[86],"However,":[87],"skewed":[88],"distributions":[91],"can":[92],"result":[93],"in":[94,182],"conflicting":[95],"accesses":[96],"to":[97,139,154,177],"impair":[100],"rate.":[103],"To":[104],"mitigate":[105],"effect":[107],"of":[108,134,142,180],"skew,":[109],"we":[110],"add":[111],"mergers":[112],"exploit":[114],"temporal":[115],"locality":[116],"combining":[118],"recent":[119,161],"updates.":[120],"Our":[121],"evaluation":[122],"shows":[123],"an":[125,178],"is":[128],"feasible":[129],"reduces":[131],"utilization":[133],"critical":[135],"FPGA":[136,150],"proportionally":[138],"number":[141],"values.":[145],"further":[147],"show":[148],"accelerators":[151],"provide":[152],"up":[153,176],"2.6":[155],"x":[156],"higher":[157],"than":[159],"CPU":[162],"GPU,":[164],"while":[165],"larger":[166],"sizes":[168],"enabled":[169],"architectures":[172],"improve":[173],"accuracy":[174],"order":[179],"magnitude":[181],"realistic":[184],"application.":[186]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}
