{"id":"https://openalex.org/W3127412073","doi":"https://doi.org/10.14529/jsfi200404","title":"Developing an Architecture-independent Graph Framework for Modern Vector Processors and NVIDIA GPUs","display_name":"Developing an Architecture-independent Graph Framework for Modern Vector Processors and NVIDIA GPUs","publication_year":2020,"publication_date":"2020-12-01","ids":{"openalex":"https://openalex.org/W3127412073","doi":"https://doi.org/10.14529/jsfi200404","mag":"3127412073"},"language":"en","primary_location":{"id":"doi:10.14529/jsfi200404","is_oa":true,"landing_page_url":"https://doi.org/10.14529/jsfi200404","pdf_url":"https://superfri.org/index.php/superfri/article/download/339/380","source":{"id":"https://openalex.org/S4210177204","display_name":"Supercomputing Frontiers and Innovations","issn_l":"2313-8734","issn":["2313-8734","2409-6008"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310312680","host_organization_name":"Publishing center of the South Ural State University","host_organization_lineage":["https://openalex.org/P4310312680"],"host_organization_lineage_names":["Publishing center of the South Ural State University"],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Supercomputing Frontiers and Innovations","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://superfri.org/index.php/superfri/article/download/339/380","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070208133","display_name":"Ilya V. Afanasyev","orcid":"https://orcid.org/0000-0002-0202-1548"},"institutions":[{"id":"https://openalex.org/I19880235","display_name":"Lomonosov Moscow State University","ror":"https://ror.org/010pmpe69","country_code":"RU","type":"education","lineage":["https://openalex.org/I19880235"]},{"id":"https://openalex.org/I4210150146","display_name":"Moscow State University","ror":"https://ror.org/050a13t43","country_code":"TJ","type":"education","lineage":["https://openalex.org/I4210150146"]}],"countries":["RU","TJ"],"is_corresponding":true,"raw_author_name":"Ilya V. Afanasyev","raw_affiliation_strings":["Lomonosov Moscow State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lomonosov Moscow State University","institution_ids":["https://openalex.org/I4210150146","https://openalex.org/I19880235"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070208133"],"corresponding_institution_ids":["https://openalex.org/I19880235","https://openalex.org/I4210150146"],"apc_list":null,"apc_paid":null,"fwci":0.2875,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58269772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"7","issue":"4","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8493335247039795},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6884066462516785},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.6044558882713318},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5748225450515747},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5419051051139832},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4634997546672821},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4346412718296051},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.42223289608955383},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.29136016964912415}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8493335247039795},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6884066462516785},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.6044558882713318},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5748225450515747},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5419051051139832},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4634997546672821},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4346412718296051},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.42223289608955383},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29136016964912415},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.14529/jsfi200404","is_oa":true,"landing_page_url":"https://doi.org/10.14529/jsfi200404","pdf_url":"https://superfri.org/index.php/superfri/article/download/339/380","source":{"id":"https://openalex.org/S4210177204","display_name":"Supercomputing Frontiers and Innovations","issn_l":"2313-8734","issn":["2313-8734","2409-6008"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310312680","host_organization_name":"Publishing center of the South Ural State University","host_organization_lineage":["https://openalex.org/P4310312680"],"host_organization_lineage_names":["Publishing center of the South Ural State University"],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Supercomputing Frontiers and Innovations","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.14529/jsfi200404","is_oa":true,"landing_page_url":"https://doi.org/10.14529/jsfi200404","pdf_url":"https://superfri.org/index.php/superfri/article/download/339/380","source":{"id":"https://openalex.org/S4210177204","display_name":"Supercomputing Frontiers and Innovations","issn_l":"2313-8734","issn":["2313-8734","2409-6008"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310312680","host_organization_name":"Publishing center of the South Ural State University","host_organization_lineage":["https://openalex.org/P4310312680"],"host_organization_lineage_names":["Publishing center of the South Ural State University"],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Supercomputing Frontiers and Innovations","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5903060297","display_name":"\u30bf\u30f3\u30b0\u30b9\u30c6\u30f3\u30d6\u30ed\u30f3\u30ba\u578b\u5f37\u8a98\u96fb\u4f53\u306e\u5927\u578b\u5358\u7d50\u6676\u306e\u80b2\u6210\u3068\u7269\u6027\u306e\u7814\u7a76","funder_award_id":"50002","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320321079","display_name":"Russian Foundation for Basic Research","ror":"https://ror.org/02mh1ke95"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3127412073.pdf","grobid_xml":"https://content.openalex.org/works/W3127412073.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1482680420","https://openalex.org/W1965830721","https://openalex.org/W1967810725","https://openalex.org/W1982825626","https://openalex.org/W2000041758","https://openalex.org/W2034102265","https://openalex.org/W2041470524","https://openalex.org/W2042545849","https://openalex.org/W2109473404","https://openalex.org/W2128653745","https://openalex.org/W2159159598","https://openalex.org/W2500377098","https://openalex.org/W2718955078","https://openalex.org/W2902045097","https://openalex.org/W2951135776","https://openalex.org/W2962865652","https://openalex.org/W2966127030","https://openalex.org/W2989900437","https://openalex.org/W3107316479","https://openalex.org/W3125940317","https://openalex.org/W3191215457","https://openalex.org/W4234988573","https://openalex.org/W4237819810","https://openalex.org/W4288900805"],"related_works":["https://openalex.org/W3213381848","https://openalex.org/W2017587301","https://openalex.org/W2012954338","https://openalex.org/W2005148983","https://openalex.org/W2096672917","https://openalex.org/W2009169896","https://openalex.org/W2392023973","https://openalex.org/W2939411666","https://openalex.org/W1542410906","https://openalex.org/W197049984"],"abstract_inverted_index":{"This":[0],"paper":[1,130],"describes":[2],"the":[3,59,63],"first-in-the-world":[4],"attempt":[5],"to":[6,43,47,55,82],"develop":[7],"an":[8,100],"architectural-independent":[9],"graph":[10,71,116,134],"framework":[11],"named":[12],"VGL,":[13],"designed":[14,54],"for":[15,67,90,108,141],"different":[16,119],"modern":[17,91],"architectures":[18,45,121,152],"with":[19,58],"high-bandwidth":[20],"memory.":[21],"Currently":[22],"VGL":[23,38,52,98],"supports":[24],"two":[25],"classes":[26],"of":[27,61,103],"architectures:":[28],"NEC":[29,145],"SX-Aurora":[30,146],"TSUBASA":[31,147],"vector":[32],"processors":[33],"and":[34,87,94,105,139,144,157],"NVIDIA":[35,95,142],"GPUs.":[36,96],"However,":[37],"can":[39,113],"be":[40,137],"easily":[41,114],"extended":[42],"other":[44],"due":[46],"its":[48,111],"flexible":[49],"software":[50],"structure.":[51],"is":[53],"provide":[56],"users":[57,112],"possibility":[60],"selecting":[62],"most":[64],"suitable":[65],"architecture":[66],"solving":[68],"a":[69,74],"specific":[70],"problem":[72],"on":[73],"given":[75],"input":[76],"data,":[77],"which,":[78],"in":[79,128],"return,":[80],"allows":[81],"significantly":[83],"outperform":[84],"existing":[85],"frameworks":[86],"libraries,":[88],"developed":[89],"multicore":[92],"CPUs":[93],"Since":[97],"uses":[99],"identical":[101],"set":[102],"computational":[104],"data":[106],"abstractions":[107],"all":[109],"architectures,":[110,148],"port":[115],"algorithms":[117,135],"between":[118],"target":[120],"without":[122],"any":[123],"source":[124],"code":[125],"modifications.":[126],"Additionally,":[127],"this":[129],"we":[131],"show":[132],"how":[133],"should":[136],"implemented":[138],"optimised":[140],"GPU":[143],"demonstrating":[149],"that":[150],"both":[151],"have":[153],"multiple":[154],"similar":[155],"properties":[156],"hardware":[158],"features.":[159]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-13T07:31:44.756512","created_date":"2021-02-15T00:00:00"}