{"id":"https://openalex.org/W2771364678","doi":"https://doi.org/10.14529/jsfi170307","title":"From Processing-in-Memory to Processing-in-Storage","display_name":"From Processing-in-Memory to Processing-in-Storage","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2771364678","doi":"https://doi.org/10.14529/jsfi170307","mag":"2771364678"},"language":"en","primary_location":{"id":"doi:10.14529/jsfi170307","is_oa":true,"landing_page_url":"https://doi.org/10.14529/jsfi170307","pdf_url":"https://superfri.org/superfri/article/download/147/247","source":{"id":"https://openalex.org/S4210177204","display_name":"Supercomputing Frontiers and Innovations","issn_l":"2313-8734","issn":["2313-8734","2409-6008"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310312680","host_organization_name":"Publishing center of the South Ural State University","host_organization_lineage":["https://openalex.org/P4310312680"],"host_organization_lineage_names":["Publishing center of the South Ural State University"],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Supercomputing Frontiers and Innovations","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://superfri.org/superfri/article/download/147/247","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030934781","display_name":"Roman Kaplan","orcid":"https://orcid.org/0000-0003-3722-0739"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Roman Kaplan","raw_affiliation_strings":["Technion, Department of Electrical Engineering"],"affiliations":[{"raw_affiliation_string":"Technion, Department of Electrical Engineering","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007161424","display_name":"Leonid Yavits","orcid":"https://orcid.org/0000-0001-5248-3997"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Leonid Yavits","raw_affiliation_strings":["Technion, Department of Electrical Engineering"],"affiliations":[{"raw_affiliation_string":"Technion, Department of Electrical Engineering","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["Technion, Department of Electrical Engineering"],"affiliations":[{"raw_affiliation_string":"Technion, Department of Electrical Engineering","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030934781"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.4144,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67549969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"4","issue":"3","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7895998954772949},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6217586994171143},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5785130262374878},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5615322589874268},{"id":"https://openalex.org/keywords/data-deduplication","display_name":"Data deduplication","score":0.5164994597434998},{"id":"https://openalex.org/keywords/computer-data-storage","display_name":"Computer data storage","score":0.49460670351982117},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.49053090810775757},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.48446154594421387},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4698825180530548},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.46503040194511414},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4578371047973633},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4470696449279785},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4388584792613983},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.43029674887657166},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.42729637026786804},{"id":"https://openalex.org/keywords/data-processing","display_name":"Data processing","score":0.4200558662414551},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.41517436504364014},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4111764430999756},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4042159616947174},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3722772002220154},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.36816808581352234},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28368139266967773},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.1820545792579651},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.17776191234588623},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17119455337524414}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7895998954772949},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6217586994171143},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5785130262374878},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5615322589874268},{"id":"https://openalex.org/C32587265","wikidata":"https://www.wikidata.org/wiki/Q1182260","display_name":"Data deduplication","level":2,"score":0.5164994597434998},{"id":"https://openalex.org/C194739806","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Computer data storage","level":2,"score":0.49460670351982117},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.49053090810775757},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.48446154594421387},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4698825180530548},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.46503040194511414},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4578371047973633},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4470696449279785},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4388584792613983},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.43029674887657166},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.42729637026786804},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.4200558662414551},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.41517436504364014},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4111764430999756},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4042159616947174},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3722772002220154},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.36816808581352234},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28368139266967773},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.1820545792579651},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.17776191234588623},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17119455337524414},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.14529/jsfi170307","is_oa":true,"landing_page_url":"https://doi.org/10.14529/jsfi170307","pdf_url":"https://superfri.org/superfri/article/download/147/247","source":{"id":"https://openalex.org/S4210177204","display_name":"Supercomputing Frontiers and Innovations","issn_l":"2313-8734","issn":["2313-8734","2409-6008"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310312680","host_organization_name":"Publishing center of the South Ural State University","host_organization_lineage":["https://openalex.org/P4310312680"],"host_organization_lineage_names":["Publishing center of the South Ural State University"],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Supercomputing Frontiers and Innovations","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.14529/jsfi170307","is_oa":true,"landing_page_url":"https://doi.org/10.14529/jsfi170307","pdf_url":"https://superfri.org/superfri/article/download/147/247","source":{"id":"https://openalex.org/S4210177204","display_name":"Supercomputing Frontiers and Innovations","issn_l":"2313-8734","issn":["2313-8734","2409-6008"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310312680","host_organization_name":"Publishing center of the South Ural State University","host_organization_lineage":["https://openalex.org/P4310312680"],"host_organization_lineage_names":["Publishing center of the South Ural State University"],"type":"journal"},"license":"cc-by-nc","license_id":"https://openalex.org/licenses/cc-by-nc","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Supercomputing Frontiers and Innovations","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2771364678.pdf","grobid_xml":"https://content.openalex.org/works/W2771364678.grobid-xml"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W126194223","https://openalex.org/W200233886","https://openalex.org/W1521407587","https://openalex.org/W1568888158","https://openalex.org/W1948323311","https://openalex.org/W1969349120","https://openalex.org/W1975237352","https://openalex.org/W1981943579","https://openalex.org/W1986470696","https://openalex.org/W2006312753","https://openalex.org/W2017513064","https://openalex.org/W2020515441","https://openalex.org/W2020704360","https://openalex.org/W2030407693","https://openalex.org/W2033811947","https://openalex.org/W2039560919","https://openalex.org/W2045431893","https://openalex.org/W2048466306","https://openalex.org/W2051535448","https://openalex.org/W2062071394","https://openalex.org/W2068448872","https://openalex.org/W2074084814","https://openalex.org/W2086112773","https://openalex.org/W2087064593","https://openalex.org/W2093524602","https://openalex.org/W2094317179","https://openalex.org/W2101960328","https://openalex.org/W2112547256","https://openalex.org/W2117444754","https://openalex.org/W2131456947","https://openalex.org/W2164431468","https://openalex.org/W2272296850","https://openalex.org/W2291192530","https://openalex.org/W2335240678","https://openalex.org/W2344543892","https://openalex.org/W2418984255","https://openalex.org/W2484621177","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2545376626","https://openalex.org/W2547263161","https://openalex.org/W2577617591","https://openalex.org/W2582153885","https://openalex.org/W3105244973"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W3048967625","https://openalex.org/W3021597805","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4232365528","https://openalex.org/W2564569739","https://openalex.org/W1975444747","https://openalex.org/W2612506697","https://openalex.org/W4321458411"],"abstract_inverted_index":{"Near-data":[0],"in-memory":[1],"processing":[2,19,27],"research":[3],"has":[4],"been":[5],"gaining":[6],"momentum":[7],"in":[8,66],"recent":[9],"years.":[10],"Typical":[11],"processing-in-memory":[12,48,126],"architecture":[13,122],"places":[14],"a":[15,23,71,86,91,140,146],"single":[16],"or":[17],"several":[18],"elements":[20],"next":[21],"to":[22,31,38,44,64,160],"volatile":[24,41],"memory,":[25],"enabling":[26],"without":[28,109],"transferring":[29,110],"data":[30,57,154],"the":[32,99,106,113],"host":[33],"CPU.":[34],"The":[35],"increased":[36],"bandwidth":[37,100],"and":[39,89,127,158,170],"from":[40],"memory":[42,114],"leads":[43],"performance":[45],"gain.":[46],"However":[47],"does":[49],"not":[50],"alleviate":[51],"von":[52],"Neumann":[53],"bottleneck":[54],"for":[55],"big":[56],"problems,":[58],"where":[59],"datasets":[60],"are":[61],"too":[62],"large":[63],"fit":[65],"main":[67],"memory.":[68],"We":[69,116],"present":[70],"novel":[72],"processing-in-storage":[73,97,121,132],"system":[74],"based":[75,120,129,172],"on":[76],"Resistive":[77],"Content":[78],"Addressable":[79],"Memory":[80],"(ReCAM).":[81],"It":[82],"functions":[83],"simultaneously":[84],"as":[85,90],"mass":[87],"storage":[88,107],"massively":[92],"parallel":[93],"associative":[94],"processor.":[95],"ReCAM":[96,119,131],"resolves":[98],"wall":[101],"by":[102],"keeping":[103],"computation":[104],"inside":[105],"arrays,":[108],"it":[111],"up":[112],"hierarchy.":[115],"show":[117],"that":[118],"may":[123],"outperform":[124],"existing":[125],"accelerator":[128],"designs.":[130],"implementation":[133,150],"of":[134,142,151,163],"Smith-Waterman":[135],"DNA":[136],"sequence":[137],"alignment":[138],"reaches":[139],"speedup":[141],"almost":[143],"five":[144],"over":[145],"GPU":[147],"cluster.":[148],"An":[149],"in-storage":[152],"inline":[153],"deduplication":[155],"is":[156],"presented":[157],"shown":[159],"achieve":[161],"orders":[162],"magnitude":[164],"higher":[165],"throughput":[166],"than":[167],"traditional":[168],"CPU":[169],"DRAM":[171],"systems.":[173]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2017-12-22T00:00:00"}