{"id":"https://openalex.org/W2125584874","doi":"https://doi.org/10.1360/02yf9021","title":"Low power DCVSL circuits employing AC power supply","display_name":"Low power DCVSL circuits employing AC power supply","publication_year":2002,"publication_date":"2002-06-01","ids":{"openalex":"https://openalex.org/W2125584874","doi":"https://doi.org/10.1360/02yf9021","mag":"2125584874"},"language":"en","primary_location":{"id":"doi:10.1360/02yf9021","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1360/02yf9021","pdf_url":null,"source":{"id":"https://openalex.org/S4210224633","display_name":"Science in China Series F Information Sciences","issn_l":"1009-2757","issn":["1009-2757","1862-2836"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Science in China Series F Information Sciences","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090208535","display_name":"Xunwei Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I109935558","display_name":"Ningbo University","ror":"https://ror.org/03et85d35","country_code":"CN","type":"education","lineage":["https://openalex.org/I109935558"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xunwei Wu","raw_affiliation_strings":["Institute of Circuits and Systems, Ningbo University, 315211, Ningbo, China"],"affiliations":[{"raw_affiliation_string":"Institute of Circuits and Systems, Ningbo University, 315211, Ningbo, China","institution_ids":["https://openalex.org/I109935558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012868072","display_name":"Guoqiang Hang","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoqiang Hang","raw_affiliation_strings":["Department of Information and Electronic Engineering, Zhejiang University, 310027, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Department of Information and Electronic Engineering, Zhejiang University, 310027, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pedram Massoud","raw_affiliation_strings":["Department of Electronic Engineering-Systems, University of Southern California, 90089, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering-Systems, University of Southern California, 90089, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090208535"],"corresponding_institution_ids":["https://openalex.org/I109935558"],"apc_list":null,"apc_paid":null,"fwci":0.3394,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.60610567,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"45","issue":"3","first_page":"232","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7256801128387451},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.6450626850128174},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5976186394691467},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5825724601745605},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5280333757400513},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.5110188722610474},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5044728517532349},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4789360463619232},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47371143102645874},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4657756984233856},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46207311749458313},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.458224892616272},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4578394591808319},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4245995581150055},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35381120443344116},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24532753229141235},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.1737688183784485},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12084075808525085},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.06737914681434631}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7256801128387451},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.6450626850128174},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5976186394691467},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5825724601745605},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5280333757400513},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.5110188722610474},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5044728517532349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4789360463619232},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47371143102645874},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4657756984233856},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46207311749458313},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.458224892616272},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4578394591808319},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4245995581150055},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35381120443344116},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24532753229141235},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.1737688183784485},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12084075808525085},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.06737914681434631},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1360/02yf9021","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1360/02yf9021","pdf_url":null,"source":{"id":"https://openalex.org/S4210224633","display_name":"Science in China Series F Information Sciences","issn_l":"1009-2757","issn":["1009-2757","1862-2836"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Science in China Series F Information Sciences","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1986433160","https://openalex.org/W2000260960","https://openalex.org/W2006097283","https://openalex.org/W2006205140","https://openalex.org/W2013928912","https://openalex.org/W2045383911","https://openalex.org/W2079170559","https://openalex.org/W2099889623","https://openalex.org/W2100280798","https://openalex.org/W2105946429","https://openalex.org/W2122984966","https://openalex.org/W2128332136","https://openalex.org/W2129878502","https://openalex.org/W2170191597","https://openalex.org/W2377882024","https://openalex.org/W2388185587","https://openalex.org/W2537345777","https://openalex.org/W4230863066"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2894573466","https://openalex.org/W2121274992","https://openalex.org/W4255074571","https://openalex.org/W1889611132","https://openalex.org/W2965791759","https://openalex.org/W2136986039","https://openalex.org/W2087234551","https://openalex.org/W2339559635","https://openalex.org/W2993265130"],"abstract_inverted_index":{"In":[0],"view":[1],"of":[2,6,37,70,120],"changing":[3,24],"the":[4,30,34,42,58,68,93,116],"type":[5],"energy":[7],"conversion":[8],"in":[9],"CMOS":[10,17,51,60,122],"circuits,":[11],"this":[12,66],"paper":[13],"investigates":[14],"low":[15,104],"power":[16,25,39,56,80,105],"circuit":[18,97,110,123],"design,":[19],"which":[20],"adopts":[21],"a":[22,88,99,121],"gradually":[23],"clock.":[26],"First,":[27],"we":[28],"discuss":[29],"algebraic":[31],"expressions":[32],"and":[33,103,126],"corresponding":[35],"properties":[36],"clocked":[38,113],"signals.":[40],"Then":[41],"design":[43,69],"procedure":[44],"is":[45,82,124,129],"summed":[46],"up":[47],"for":[48],"converting":[49],"complementary":[50],"logic":[52,75,101,118],"gates":[53,61],"employing":[54,62,78],"DC":[55],"to":[57,111],"power-clocked":[59,95],"AC":[63,79],"power.":[64],"On":[65],"basis,":[67],"differential":[71],"cascode":[72],"voltage":[73],"switch":[74],"(DCVSL)":[76],"circuits":[77],"clocks":[81],"proposed.":[83],"The":[84],"PSPICE":[85],"simulations":[86],"using":[87],"sinusoidal":[89],"power-clock":[90],"demonstrate":[91],"that":[92],"designed":[94],"DCVSL":[96],"has":[98],"correct":[100],"function":[102],"characteristics.":[106],"Finally,":[107],"an":[108],"interface":[109],"convert":[112],"signals":[114],"into":[115],"standard":[117],"levels":[119],"proposed,":[125],"its":[127],"validity":[128],"verified":[130],"by":[131],"computer":[132],"simulations.":[133]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-02-25T21:11:00.739837","created_date":"2025-10-10T00:00:00"}