{"id":"https://openalex.org/W4210747302","doi":"https://doi.org/10.1201/b10376-13","title":"BLAS for GPUs","display_name":"BLAS for GPUs","publication_year":2010,"publication_date":"2010-12-07","ids":{"openalex":"https://openalex.org/W4210747302","doi":"https://doi.org/10.1201/b10376-13"},"language":"en","primary_location":{"id":"doi:10.1201/b10376-13","is_oa":false,"landing_page_url":"https://doi.org/10.1201/b10376-13","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Scientific Computing with Multicore and Accelerators","raw_type":"book-chapter"},"type":"book-chapter","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109721685","display_name":"Rajib Nath","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajib Nath","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083604741","display_name":"Stanimire Tomov","orcid":"https://orcid.org/0000-0002-5937-7959"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Stanimire Tomov","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5075517045","display_name":"Jack Dongarra","orcid":"https://orcid.org/0000-0003-3247-1782"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jack Dongarra","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.48324742,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"114"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.595096230506897},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5824982523918152}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.595096230506897},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5824982523918152}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1201/b10376-13","is_oa":false,"landing_page_url":"https://doi.org/10.1201/b10376-13","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Scientific Computing with Multicore and Accelerators","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2121082877"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461","https://openalex.org/W2530322880","https://openalex.org/W1596801655"],"abstract_inverted_index":{"Rajib":[0],"Nath":[1],"Department":[2,14,26],"of":[3,10,15,22,27,34,46,50,57,77,95,99,108],"Electrical":[4,16,28],"Engineering":[5,17,29],"and":[6,18,30,38,66,79,124,129,134,149],"Computer":[7,19,31,36,51],"Science,":[8,20,32,52],"University":[9,21,33,54],"Tennessee":[11,23,35],"Stanimire":[12],"Tomov":[13],"Jack":[24],"Dongarra":[25],"Science":[37],"Mathematics":[39,47],"Division,":[40],"Oak":[41],"Ridge":[42],"National":[43],"Laboratory":[44],"School":[45,49],"&":[48],"Manchester":[53],"Recent":[55],"activities":[56],"major":[58,97],"chip":[59],"manufacturers,":[60],"such":[61],"as":[62,152],"Intel,":[63],"AMD,":[64],"IBM":[65],"NVIDIA,":[67],"make":[68],"it":[69],"more":[70],"evident":[71],"than":[72,157],"ever":[73],"that":[74],"future":[75],"designs":[76],"microprocessors":[78],"large":[80],"HPC":[81],"systems":[82],"will":[83,110],"be":[84],"hybrid/heterogeneous":[85],"in":[86,140,147],"nature,":[87],"relying":[88],"on":[89],"the":[90,106,117,125],"integration":[91],"(in":[92],"varying":[93],"proportions)":[94],"two":[96],"types":[98],"components:":[100],"1.":[101],"Multi-/many-cores":[102],"CPU":[103],"technology,":[104],"where":[105],"number":[107],"cores":[109],"con-":[111],"tinue":[112],"to":[113],"escalate":[114],"while":[115],"avoiding":[116],"power":[118],"wall,":[119,123],"instruction":[120],"level":[121],"parallelism":[122],"memory":[126],"wall":[127],"[1];":[128],"2.":[130],"Special":[131],"purpose":[132],"hardware":[133],"accelerators,":[135],"especially":[136],"GPUs,":[137],"which":[138],"are":[139],"commodity":[141],"production,":[142],"have":[143,150],"outpaced":[144],"standard":[145],"CPUs":[146],"performance,":[148],"become":[151],"easy-if":[153],"not":[154],"easier-to":[155],"program":[156],"multicore":[158],"CPUs.":[159]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2022-02-08T00:00:00"}