{"id":"https://openalex.org/W2883343776","doi":"https://doi.org/10.1186/s13639-018-0086-1","title":"A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon age","display_name":"A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon age","publication_year":2018,"publication_date":"2018-07-27","ids":{"openalex":"https://openalex.org/W2883343776","doi":"https://doi.org/10.1186/s13639-018-0086-1","mag":"2883343776"},"language":"en","primary_location":{"id":"doi:10.1186/s13639-018-0086-1","is_oa":true,"landing_page_url":"https://doi.org/10.1186/s13639-018-0086-1","pdf_url":"https://jes-eurasipjournals.springeropen.com/track/pdf/10.1186/s13639-018-0086-1","source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://jes-eurasipjournals.springeropen.com/track/pdf/10.1186/s13639-018-0086-1","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041995126","display_name":"Arghavan Asad","orcid":"https://orcid.org/0000-0001-9254-9479"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Arghavan Asad","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, Ontario, M5B 2K3, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, Ontario, M5B 2K3, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088083535","display_name":"Aniseh Dorostkar","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Aniseh Dorostkar","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, Ontario, M5B 2K3, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, Ontario, M5B 2K3, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103283614","display_name":"Farah Mohammadi","orcid":"https://orcid.org/0009-0008-9947-3209"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Farah Mohammadi","raw_affiliation_strings":["Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, Ontario, M5B 2K3, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Ryerson University, 350 Victoria Street, Toronto, Ontario, M5B 2K3, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5041995126"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.9223,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74815353,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2018","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7702182531356812},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.651924192905426},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5532780885696411},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5360963344573975},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5313891172409058},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5293004512786865},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5270949602127075},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5233566164970398},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49732306599617004},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.4692164659500122},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4369910955429077},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.42876845598220825},{"id":"https://openalex.org/keywords/silicon-chip","display_name":"Silicon chip","score":0.4217034578323364},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40815651416778564},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.40113258361816406},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11958733201026917},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09952011704444885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7702182531356812},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.651924192905426},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5532780885696411},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5360963344573975},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5313891172409058},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5293004512786865},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5270949602127075},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5233566164970398},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49732306599617004},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.4692164659500122},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4369910955429077},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.42876845598220825},{"id":"https://openalex.org/C2983805867","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Silicon chip","level":3,"score":0.4217034578323364},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40815651416778564},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.40113258361816406},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11958733201026917},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09952011704444885},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1186/s13639-018-0086-1","is_oa":true,"landing_page_url":"https://doi.org/10.1186/s13639-018-0086-1","pdf_url":"https://jes-eurasipjournals.springeropen.com/track/pdf/10.1186/s13639-018-0086-1","source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1186/s13639-018-0086-1","is_oa":true,"landing_page_url":"https://doi.org/10.1186/s13639-018-0086-1","pdf_url":"https://jes-eurasipjournals.springeropen.com/track/pdf/10.1186/s13639-018-0086-1","source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2883343776.pdf","grobid_xml":"https://content.openalex.org/works/W2883343776.grobid-xml"},"referenced_works_count":52,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1961086843","https://openalex.org/W1969735115","https://openalex.org/W1976286267","https://openalex.org/W1976830655","https://openalex.org/W1980072970","https://openalex.org/W1985818188","https://openalex.org/W1988383714","https://openalex.org/W1990505905","https://openalex.org/W2001609213","https://openalex.org/W2002671355","https://openalex.org/W2003313945","https://openalex.org/W2005421889","https://openalex.org/W2006312753","https://openalex.org/W2009360662","https://openalex.org/W2015230415","https://openalex.org/W2025746628","https://openalex.org/W2028802049","https://openalex.org/W2042076387","https://openalex.org/W2050038841","https://openalex.org/W2071208935","https://openalex.org/W2081526957","https://openalex.org/W2091362832","https://openalex.org/W2096867266","https://openalex.org/W2101020117","https://openalex.org/W2103206828","https://openalex.org/W2103227017","https://openalex.org/W2110134128","https://openalex.org/W2114132403","https://openalex.org/W2116175063","https://openalex.org/W2116267755","https://openalex.org/W2118482522","https://openalex.org/W2118955652","https://openalex.org/W2131413854","https://openalex.org/W2135948795","https://openalex.org/W2139186578","https://openalex.org/W2141376946","https://openalex.org/W2147657366","https://openalex.org/W2147926533","https://openalex.org/W2152165066","https://openalex.org/W2157587823","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2171762108","https://openalex.org/W2204664557","https://openalex.org/W2464177207","https://openalex.org/W2758760487","https://openalex.org/W2996833377","https://openalex.org/W3139689176","https://openalex.org/W3144369919","https://openalex.org/W4240163901","https://openalex.org/W4251535115"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W1976665945","https://openalex.org/W3016208414","https://openalex.org/W1975824113","https://openalex.org/W811764174"],"abstract_inverted_index":{"Dark":[0],"silicon":[1,28],"has":[2],"recently":[3],"emerged":[4],"as":[5,50,97],"a":[6,73],"new":[7],"problem":[8],"in":[9,25],"VLSI":[10],"technology.":[11],"Maximizing":[12],"performance":[13],"of":[14,41,44,60,133],"chip-multiprocessors":[15],"(CMPs)":[16],"under":[17],"power":[18,42,63,75,83,131],"and":[19,46,53,101,138],"thermal":[20],"constraints":[21],"is":[22,65,78],"very":[23],"challenging":[24],"the":[26,39,61,86,111,119,125,130],"dark":[27,106],"era.":[29],"Providing":[30],"next-generation":[31],"analytical":[32,120],"models":[33],"for":[34,80,89],"future":[35,81,90],"CMPs":[36,134],"which":[37,77],"consider":[38],"impact":[40],"consumption":[43,64,132],"core":[45],"uncore":[47],"components":[48],"such":[49,96],"cache":[51],"hierarchy":[52],"on-chip":[54,62],"interconnect":[55],"that":[56,124],"consume":[57],"significant":[58],"portion":[59],"largely":[66],"unexplored.":[67],"In":[68,85],"this":[69],"article,":[70],"we":[71,92],"propose":[72],"detailed":[74],"model":[76,127],"useful":[79],"CMP":[82],"modeling.":[84],"proposed":[87,126],"architecture":[88],"CMPs,":[91],"exploit":[93],"emerging":[94],"technologies":[95],"non-volatile":[98],"memories":[99],"(NVMs)":[100],"3D":[102],"techniques":[103],"to":[104],"combat":[105],"silicon.":[107],"Results":[108],"extracted":[109],"from":[110,118],"simulations":[112],"are":[113],"compared":[114],"with":[115],"those":[116],"obtained":[117],"model.":[121],"Comparisons":[122],"show":[123],"accurately":[128],"estimates":[129],"running":[135],"both":[136],"multi-threaded":[137],"multi-programed":[139],"workloads.":[140]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-19T15:47:20.252518","created_date":"2025-10-10T00:00:00"}