{"id":"https://openalex.org/W2479735352","doi":"https://doi.org/10.1186/s13639-016-0039-5","title":"Low power memory allocation and mapping for area-constrained systems-on-chips","display_name":"Low power memory allocation and mapping for area-constrained systems-on-chips","publication_year":2016,"publication_date":"2016-07-07","ids":{"openalex":"https://openalex.org/W2479735352","doi":"https://doi.org/10.1186/s13639-016-0039-5","mag":"2479735352"},"language":"en","primary_location":{"id":"doi:10.1186/s13639-016-0039-5","is_oa":true,"landing_page_url":"https://doi.org/10.1186/s13639-016-0039-5","pdf_url":"https://jes-eurasipjournals.springeropen.com/counter/pdf/10.1186/s13639-016-0039-5","source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://jes-eurasipjournals.springeropen.com/counter/pdf/10.1186/s13639-016-0039-5","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090133069","display_name":"Manuel Strobel","orcid":"https://orcid.org/0000-0003-4770-4147"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Manuel Strobel","raw_affiliation_strings":["Embedded Systems Department, Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Pfaffenwaldring 5b, Stuttgart, 70569, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Department, Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Pfaffenwaldring 5b, Stuttgart, 70569, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038601641","display_name":"Marcus Eggenberger","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcus Eggenberger","raw_affiliation_strings":["Embedded Systems Department, Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Pfaffenwaldring 5b, Stuttgart, 70569, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Department, Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Pfaffenwaldring 5b, Stuttgart, 70569, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108809398","display_name":"Martin Radetzki","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Radetzki","raw_affiliation_strings":["Embedded Systems Department, Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Pfaffenwaldring 5b, Stuttgart, 70569, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Department, Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Pfaffenwaldring 5b, Stuttgart, 70569, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090133069"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":{"value":640,"currency":"EUR","value_usd":690},"fwci":0.9662,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73841212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"2017","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8423138856887817},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.629230797290802},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5165278315544128},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5160462856292725},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5089294910430908},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.48746180534362793},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4868756830692291},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.48267462849617004},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4718717932701111},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4627876579761505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45093852281570435},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.43676140904426575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43411171436309814},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4277944564819336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2939455509185791},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20820975303649902},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15464922785758972},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07323628664016724}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8423138856887817},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.629230797290802},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5165278315544128},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5160462856292725},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5089294910430908},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.48746180534362793},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4868756830692291},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.48267462849617004},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4718717932701111},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4627876579761505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45093852281570435},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.43676140904426575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43411171436309814},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4277944564819336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2939455509185791},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20820975303649902},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15464922785758972},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07323628664016724},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1186/s13639-016-0039-5","is_oa":true,"landing_page_url":"https://doi.org/10.1186/s13639-016-0039-5","pdf_url":"https://jes-eurasipjournals.springeropen.com/counter/pdf/10.1186/s13639-016-0039-5","source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:elib.uni-stuttgart.de:11682/8834","is_oa":true,"landing_page_url":"http://nbn-resolving.de/urn:nbn:de:bsz:93-opus-ds-88347","pdf_url":null,"source":{"id":"https://openalex.org/S4306401556","display_name":"OPUS Publication Server of the University of Stuttgart (University of Stuttgart)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100066346","host_organization_name":"University of Stuttgart","host_organization_lineage":["https://openalex.org/I100066346"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article"},{"id":"doi:10.18419/opus-8817","is_oa":true,"landing_page_url":"https://doi.org/10.18419/opus-8817","pdf_url":null,"source":{"id":"https://openalex.org/S7407052998","display_name":"Universit\u00e4tsbibliothek Stuttgart","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"doi:10.1186/s13639-016-0039-5","is_oa":true,"landing_page_url":"https://doi.org/10.1186/s13639-016-0039-5","pdf_url":"https://jes-eurasipjournals.springeropen.com/counter/pdf/10.1186/s13639-016-0039-5","source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2479735352.pdf","grobid_xml":"https://content.openalex.org/works/W2479735352.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W367549471","https://openalex.org/W1598653746","https://openalex.org/W1980902846","https://openalex.org/W2007256736","https://openalex.org/W2034928524","https://openalex.org/W2077132329","https://openalex.org/W2082266102","https://openalex.org/W2087496153","https://openalex.org/W2097325568","https://openalex.org/W2098424147","https://openalex.org/W2105778948","https://openalex.org/W2106704795","https://openalex.org/W2109492971","https://openalex.org/W2114915204","https://openalex.org/W2121778896","https://openalex.org/W2135115132","https://openalex.org/W2137521331","https://openalex.org/W2159725480","https://openalex.org/W2161445662","https://openalex.org/W2198360034","https://openalex.org/W2207184873","https://openalex.org/W2464177207","https://openalex.org/W3147015593","https://openalex.org/W3151213797","https://openalex.org/W4210729674"],"related_works":["https://openalex.org/W1534022569","https://openalex.org/W1969828050","https://openalex.org/W2054965911","https://openalex.org/W2384096069","https://openalex.org/W2467001996","https://openalex.org/W1768207225","https://openalex.org/W2158107008","https://openalex.org/W3020650339","https://openalex.org/W2023164594","https://openalex.org/W1980359739"],"abstract_inverted_index":{"Large":[0],"fractions":[1],"of":[2,40,55,68,73,88,103,142,164],"today\u2019s":[3],"embedded":[4],"systems\u2019":[5],"power":[6,37,101,152],"consumption":[7],"can":[8],"be":[9],"attributed":[10],"to":[11,17,26,50,63,91,105],"the":[12,36,65,80,95,120],"memory":[13,29,42,74,110],"subsystem.":[14],"In":[15],"order":[16],"reduce":[18],"this":[19],"fraction,":[20],"we":[21],"propose":[22],"a":[23,147,165],"mathematical":[24],"model":[25,60,144],"optimize":[27],"on-chip":[28],"configurations":[30],"for":[31,108,114,150,156],"minimal":[32],"power.":[33],"We":[34],"exploit":[35],"reduction":[38],"effect":[39],"splitting":[41],"into":[43],"subunits":[44],"with":[45,76],"frequently":[46],"accessed":[47],"addresses":[48],"mapped":[49],"small":[51],"memories.":[52],"The":[53],"definition":[54],"an":[56,70,85],"integer":[57],"linear":[58],"programming":[59],"enables":[61],"us":[62],"solve":[64],"twofold":[66],"problem":[67],"allocating":[69],"optimal":[71,86],"set":[72],"instances":[75],"varying":[77],"size":[78],"on":[79,94,131],"one":[81],"hand":[82],"and":[83,111,133,140],"finding":[84],"mapping":[87],"application":[89],"segments":[90],"allocated":[92],"memories":[93],"other":[96],"hand.":[97],"Experimental":[98],"results":[99],"yield":[100],"reductions":[102],"up":[104],"82":[106],"%":[107,113,130],"instruction":[109],"73":[112],"data":[115],"memory.":[116],"Area":[117],"usage,":[118],"at":[119],"same":[121],"time,":[122],"deteriorates":[123],"by":[124],"only":[125],"2.1":[126],"%,":[127],"respectively,":[128],"1.2":[129],"average":[132],"even":[134],"improves":[135],"in":[136],"some":[137],"cases.":[138],"Flexibility":[139],"performance":[141],"our":[143],"make":[145],"it":[146],"valuable":[148],"tool":[149],"low":[151],"system-on-chip":[153],"design,":[154],"either":[155],"efficient":[157],"design":[158],"space":[159],"exploration":[160],"or":[161],"as":[162],"part":[163],"HW/SW":[166],"codesign":[167],"synthesis":[168],"flow.":[169]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}