{"id":"https://openalex.org/W4245257593","doi":"https://doi.org/10.1177/0037549718796272","title":"A framework for high-level simulation and optimization of fine-grained reconfigurable architectures","display_name":"A framework for high-level simulation and optimization of fine-grained reconfigurable architectures","publication_year":2018,"publication_date":"2018-09-10","ids":{"openalex":"https://openalex.org/W4245257593","doi":"https://doi.org/10.1177/0037549718796272"},"language":"en","primary_location":{"id":"doi:10.1177/0037549718796272","is_oa":false,"landing_page_url":"https://doi.org/10.1177/0037549718796272","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069432255","display_name":"Muhammad Adeel Pasha","orcid":"https://orcid.org/0000-0001-9892-5201"},"institutions":[{"id":"https://openalex.org/I207789805","display_name":"Lahore University of Management Sciences","ror":"https://ror.org/05b5x4a35","country_code":"PK","type":"education","lineage":["https://openalex.org/I207789805"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Muhammad Adeel Pasha","raw_affiliation_strings":["Department of Electrical Engineering, SBASSE, LUMS, Pakistan"],"raw_orcid":"https://orcid.org/0000-0001-9892-5201","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, SBASSE, LUMS, Pakistan","institution_ids":["https://openalex.org/I207789805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088890905","display_name":"Umer Farooq","orcid":"https://orcid.org/0000-0002-5220-4908"},"institutions":[{"id":"https://openalex.org/I4210150237","display_name":"Dhofar University","ror":"https://ror.org/05d5f5m07","country_code":"OM","type":"education","lineage":["https://openalex.org/I4210150237"]}],"countries":["OM"],"is_corresponding":false,"raw_author_name":"Umer Farooq","raw_affiliation_strings":["Electrical and Computer Engineering Department, Dhofar University, Oman"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Dhofar University, Oman","institution_ids":["https://openalex.org/I4210150237"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111388182","display_name":"Bilal Siddiqui","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bilal Siddiqui","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069432255"],"corresponding_institution_ids":["https://openalex.org/I207789805"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27622517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"95","issue":"8","first_page":"737","last_page":"751"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8022924661636353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7491585612297058},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.7133145928382874},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7080442309379578},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6733976602554321},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6125756502151489},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5937652587890625},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5326428413391113},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41618987917900085},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35288748145103455},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3209435045719147}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8022924661636353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7491585612297058},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.7133145928382874},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7080442309379578},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6733976602554321},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6125756502151489},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5937652587890625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5326428413391113},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41618987917900085},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35288748145103455},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3209435045719147},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1177/0037549718796272","is_oa":false,"landing_page_url":"https://doi.org/10.1177/0037549718796272","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"},{"id":"pmh:oai:sure.sunderland.ac.uk:16395","is_oa":false,"landing_page_url":"http://sure.sunderland.ac.uk/id/eprint/16395/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402295","display_name":"Sunderland Repository (University of Sunderland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5728261","host_organization_name":"University of Sunderland","host_organization_lineage":["https://openalex.org/I5728261"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1604320855","https://openalex.org/W1970032753","https://openalex.org/W1977850862","https://openalex.org/W2024060531","https://openalex.org/W2069345435","https://openalex.org/W2095558812","https://openalex.org/W2621788798","https://openalex.org/W2735521573","https://openalex.org/W4230195907","https://openalex.org/W4239027469","https://openalex.org/W4246479953","https://openalex.org/W4252775033","https://openalex.org/W4285170730","https://openalex.org/W6630623413"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W2171845075","https://openalex.org/W2132107645","https://openalex.org/W1777852485","https://openalex.org/W3200538824","https://openalex.org/W2505126014","https://openalex.org/W2014496217","https://openalex.org/W3007361144","https://openalex.org/W4231098049"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs),":[4],"due":[5,90],"to":[6,36,91,161],"their":[7,48],"programmability,":[8],"have":[9,47,67],"become":[10],"a":[11,80,85,141],"popular":[12],"design":[13],"choice":[14],"for":[15,103,132,147,218],"control":[16],"and":[17,31,56,72,108,135,138,153,169,180,188,199,203],"processing":[18],"blocks":[19],"of":[20,54,93,111,151,165],"modern-day":[21],"digital":[22],"design.":[23],"However,":[24,78],"this":[25,159],"flexibility":[26,69],"makes":[27],"them":[28],"larger,":[29],"slower,":[30],"less":[32],"power-efficient":[33],"when":[34],"compared":[35],"Application":[37],"Specific":[38],"Integrated":[39],"Circuits":[40],"(ASICs).":[41],"On":[42],"the":[43,104,163,186,215,222],"other":[44],"hand,":[45],"ASICs":[46,71],"own":[49],"drawbacks,":[50],"such":[51],"as":[52,113,115,127],"lack":[53,92],"programmability":[55],"inflexibility.":[57],"One":[58],"potential":[59],"solution":[60],"is":[61,84,123],"specialized":[62],"fine-grained":[63,81,117,182],"reconfigurable":[64,82,118,145,183,195],"architectures":[65,196],"that":[66,173,192],"improved":[68],"over":[70],"better":[73],"resource":[74,109],"utilization":[75],"than":[76,206],"FPGAs.":[77],"designing":[79],"architecture":[83,146],"daunting":[86],"task":[87],"in":[88,125,158,221],"itself":[89],"high-level":[94],"design-flow":[95,102],"support.":[96],"This":[97],"article":[98],"proposes":[99],"an":[100],"automated":[101],"system-level":[105],"simulation,":[106],"optimization,":[107],"estimation":[110],"generic":[112,124,179,207],"well":[114],"custom":[116,181],"architectures.":[119,184],"The":[120],"proposed":[121,167],"framework":[122,175],"nature":[126],"it":[128],"can":[129,176],"be":[130],"used":[131,157],"both":[133,178],"control-oriented":[134],"compute-intensive":[136],"applications":[137],"then":[139],"generates":[140],"homogeneous":[142,152],"or":[143],"heterogeneous":[144,154],"them.":[148],"Four":[149],"sets":[150],"benchmarks":[155],"are":[156,197,212],"work":[160],"show":[162,191],"efficacy":[164],"our":[166,174],"design-flow,":[168],"simulation":[170],"results":[171,211],"reveal":[172],"generate":[177],"Moreover,":[185],"area":[187,202],"power":[189],"estimations":[190],"auto-generated":[193],"domain-specific":[194],"76%":[198],"73%":[200],"more":[201],"power-efficient,":[204],"respectively,":[205],"FPGA-based":[208],"implementations.":[209],"These":[210],"consistent":[213],"with":[214],"savings":[216],"reported":[217],"manual":[219],"designs":[220],"literature.":[223]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}