{"id":"https://openalex.org/W2139394778","doi":"https://doi.org/10.1177/003754979506500401","title":"Implementation of a Test Generation Algorithm for Hardware Fault Diagnosis in Asynchronous Sequential Circuits","display_name":"Implementation of a Test Generation Algorithm for Hardware Fault Diagnosis in Asynchronous Sequential Circuits","publication_year":1995,"publication_date":"1995-10-01","ids":{"openalex":"https://openalex.org/W2139394778","doi":"https://doi.org/10.1177/003754979506500401","mag":"2139394778"},"language":"en","primary_location":{"id":"doi:10.1177/003754979506500401","is_oa":false,"landing_page_url":"https://doi.org/10.1177/003754979506500401","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078246229","display_name":"Sarma R. Vishnubhotla","orcid":null},"institutions":[{"id":"https://openalex.org/I177721651","display_name":"Oakland University","ror":"https://ror.org/01ythxj32","country_code":"US","type":"education","lineage":["https://openalex.org/I177721651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sarma R. Vishnubhotla","raw_affiliation_strings":["Computer Science and Engineering Oakland University, Rochester, Michigan 48309"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering Oakland University, Rochester, Michigan 48309","institution_ids":["https://openalex.org/I177721651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5078246229"],"corresponding_institution_ids":["https://openalex.org/I177721651"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20614732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"65","issue":"4","first_page":"225","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.7345775365829468},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6701549887657166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6474547982215881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6459137797355652},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6267298460006714},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.6114401817321777},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5771753787994385},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.5409317016601562},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.5220615267753601},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4834181070327759},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43946635723114014},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4318670630455017},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.41766345500946045},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41198503971099854},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39869701862335205},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3549119830131531},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.30717775225639343},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.30024123191833496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22112280130386353},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19381719827651978},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.126836359500885},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09541267156600952},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08516305685043335}],"concepts":[{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.7345775365829468},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6701549887657166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6474547982215881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6459137797355652},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6267298460006714},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.6114401817321777},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5771753787994385},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.5409317016601562},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.5220615267753601},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4834181070327759},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43946635723114014},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4318670630455017},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.41766345500946045},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41198503971099854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39869701862335205},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3549119830131531},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.30717775225639343},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.30024123191833496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22112280130386353},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19381719827651978},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.126836359500885},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09541267156600952},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08516305685043335},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1177/003754979506500401","is_oa":false,"landing_page_url":"https://doi.org/10.1177/003754979506500401","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W90450491","https://openalex.org/W579143324","https://openalex.org/W1491411410","https://openalex.org/W1504223520","https://openalex.org/W1993225874","https://openalex.org/W2029764841","https://openalex.org/W2111994103","https://openalex.org/W2112704929","https://openalex.org/W2148305343","https://openalex.org/W2173124859","https://openalex.org/W2796880069"],"related_works":["https://openalex.org/W2340957901","https://openalex.org/W4256030018","https://openalex.org/W2147400189","https://openalex.org/W3147038789","https://openalex.org/W2068571131","https://openalex.org/W1555400249","https://openalex.org/W2115005577","https://openalex.org/W2092357065","https://openalex.org/W2157154381","https://openalex.org/W4253743993"],"abstract_inverted_index":{"The":[0,92,110],"implementation":[1],"of":[2,27,68,157],"an":[3],"algorithm":[4,93,111],"to":[5,9,45,52,64,76,88,98],"build":[6],"test":[7,96,137,159],"sequences":[8,97,138],"diagnose":[10],"stuck-at":[11,105],"type":[12,106],"faults":[13,107],"and":[14,100,108,135],"bridge-faults":[15],"in":[16,22,36,50,81,119,131],"asynchronous":[17],"sequential":[18],"circuits":[19],"is":[20,34,43,74,112,151],"presented":[21],"this":[23],"paper.":[24],"Every":[25],"path":[26,49,83],"signal":[28],"flow":[29],"(including":[30],"the":[31,37,54,58,65,69,78,85,90,103,116,124,129,132,136,143,149,158],"feedback":[32,79],"wires)":[33],"enumerated":[35,48,127,144],"circuit.":[38],"An":[39],"algebraic":[40],"expansion":[41],"method":[42],"used":[44],"sensitize":[46,89],"each":[47,82],"order":[51],"send":[53],"binary":[55],"signals":[56],"along":[57],"path,":[59],"unimpeded":[60],"at":[61,84],"any":[62],"gate,":[63],"primary":[66],"output":[67],"path.":[70,91],"A":[71],"present":[72],"sequence":[73],"built":[75,140,152],"fix":[77],"wires":[80],"values":[86],"required":[87],"will":[94],"yield":[95],"detect":[99],"locate":[101],"all":[102],"multiple":[104],"bridge-faults.":[109],"implemented":[113],"by":[114,141],"storing":[115],"circuit":[117,150],"description":[118],"a":[120],"data":[121,133],"structure.":[122],"All":[123],"paths":[125],"are":[126,139],"using":[128],"information":[130],"structure":[134],"sensitizing":[142],"paths.":[145],"Fault":[146],"dictionary":[147],"for":[148],"from":[153],"single":[154],"fault":[155],"ranges":[156],"sequences.":[160]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}