{"id":"https://openalex.org/W2005167483","doi":"https://doi.org/10.1177/003754979306000207","title":"Simulating Microprocessor-Based Parallel Computers Using Processor Libraries","display_name":"Simulating Microprocessor-Based Parallel Computers Using Processor Libraries","publication_year":1993,"publication_date":"1993-02-01","ids":{"openalex":"https://openalex.org/W2005167483","doi":"https://doi.org/10.1177/003754979306000207","mag":"2005167483"},"language":"en","primary_location":{"id":"doi:10.1177/003754979306000207","is_oa":false,"landing_page_url":"https://doi.org/10.1177/003754979306000207","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I1323276237","display_name":"Florida A&M University - Florida State University College of Engineering","ror":"https://ror.org/01v4tq883","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165","https://openalex.org/I1323276237","https://openalex.org/I8248082"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Alan D. George","raw_affiliation_strings":["Department of Electrical Engineering Florida A&M University and Florida State University Tallahassee, FL 32316"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Florida A&M University and Florida State University Tallahassee, FL 32316","institution_ids":["https://openalex.org/I1323276237"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5082898376"],"corresponding_institution_ids":["https://openalex.org/I1323276237"],"apc_list":null,"apc_paid":null,"fwci":1.3833,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8256475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"60","issue":"2","first_page":"129","last_page":"134"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8011778593063354},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6810157299041748},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5425882339477539},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5357164144515991},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4966884255409241},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.48149025440216064},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.416820764541626},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39341098070144653},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18754342198371887}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8011778593063354},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6810157299041748},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5425882339477539},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5357164144515991},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4966884255409241},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.48149025440216064},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.416820764541626},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39341098070144653},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18754342198371887},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1177/003754979306000207","is_oa":false,"landing_page_url":"https://doi.org/10.1177/003754979306000207","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2504752165"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W2735012529","https://openalex.org/W1604566864","https://openalex.org/W4234690636","https://openalex.org/W2732121450","https://openalex.org/W2387235933","https://openalex.org/W2096194201"],"abstract_inverted_index":{"As":[0],"the":[1,9,15,41,81,107,116,119,125],"limits":[2],"of":[3,11,17,27,67,85,109,118,127],"sequential":[4],"processing":[5],"are":[6,122],"being":[7],"approached,":[8],"use":[10,26],"parallel":[12,88],"architectures":[13],"in":[14,23,32,65,124],"implementation":[16],"modern":[18],"scientific":[19],"computer":[20,89],"systems":[21,34,46],"grows":[22],"importance.":[24],"The":[25],"advanced":[28],"and":[29,83],"powerful":[30],"microprocessors":[31],"these":[33],"is":[35,63,90],"a":[36,86,97,128],"particularly":[37],"effective":[38],"approach.":[39],"However,":[40],"costs":[42],"associated":[43],"with":[44,80],"such":[45,68],"make":[47],"it":[48],"critical":[49],"to":[50,53,95],"be":[51,103],"able":[52],"forecast":[54],"system":[55,121,131],"behavior":[56],"before":[57],"an":[58,93],"actual":[59,120],"hardware":[60,111],"proto":[61],"type":[62],"constructed,":[64],"terms":[66],"requirements":[69,101],"as":[70,92],"real-time":[71],"performance,":[72],"throughput,":[73],"bandwidth,":[74],"latency,":[75],"reliability,":[76],"availability,":[77],"etc.":[78],"Experience":[79],"design":[82],"simulation":[84,139],"new":[87],"used":[91],"example":[94],"illustrate":[96],"technique":[98],"by":[99],"which":[100,132],"can":[102],"accurately":[104],"analyzed":[105],"without":[106],"risk":[108],"premature":[110],"implementution.":[112],"Using":[113],"processor":[114],"libraries,":[115],"complexities":[117],"portrayed":[123],"form":[126],"software-based":[129],"prototype":[130],"provides":[133],"significantly":[134],"more":[135],"accuracy":[136],"than":[137],"traditional":[138],"methods.":[140]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}