{"id":"https://openalex.org/W1989592157","doi":"https://doi.org/10.1177/003754979306000202","title":"Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits","display_name":"Concurrent Hierarchical and Multilevel Simulation of VLSI Circuits","publication_year":1993,"publication_date":"1993-02-01","ids":{"openalex":"https://openalex.org/W1989592157","doi":"https://doi.org/10.1177/003754979306000202","mag":"1989592157"},"language":"en","primary_location":{"id":"doi:10.1177/003754979306000202","is_oa":false,"landing_page_url":"https://doi.org/10.1177/003754979306000202","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004998204","display_name":"R.B. Mueller-Thuns","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Robert B. Mueller-Thuns","raw_affiliation_strings":["Cadence Design System Inc. 555 River Oaks Pkwy, M15381 San Jose, CA 95134"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design System Inc. 555 River Oaks Pkwy, M15381 San Jose, CA 95134","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033815109","display_name":"J.T. Rahmeh","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph T. Rahmeh","raw_affiliation_strings":["Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712","Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712","Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000186645","display_name":"Jalal A. Wehbeh","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jalal A. Wehbeh","raw_affiliation_strings":["Center for Reliable & High-Performance Computing Coordinated Science Lab University of Illinois at Urbana-Champaign Urbana, IL 61801"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable & High-Performance Computing Coordinated Science Lab University of Illinois at Urbana-Champaign Urbana, IL 61801","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021334492","display_name":"D.G. Saab","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel G. Saab","raw_affiliation_strings":["Center for Reliable & High-Performance Computing Coordinated Science Lab University of Illinois at Urbana-Champaign Urbana, IL 61801"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable & High-Performance Computing Coordinated Science Lab University of Illinois at Urbana-Champaign Urbana, IL 61801","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004998204"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10479489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":"2","first_page":"79","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7621085047721863},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7366262078285217},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5351736545562744},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5339162945747375},{"id":"https://openalex.org/keywords/computer-aided-design","display_name":"Computer Aided Design","score":0.4611651301383972},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4545355439186096},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.45071208477020264},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4454291760921478},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4322417378425598},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43135330080986023},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4149768650531769},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41399070620536804},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3962315320968628},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26108765602111816},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18756476044654846},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12019127607345581},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11441263556480408},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09924617409706116}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7621085047721863},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7366262078285217},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5351736545562744},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5339162945747375},{"id":"https://openalex.org/C119823426","wikidata":"https://www.wikidata.org/wiki/Q184793","display_name":"Computer Aided Design","level":2,"score":0.4611651301383972},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4545355439186096},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.45071208477020264},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4454291760921478},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4322417378425598},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43135330080986023},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4149768650531769},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41399070620536804},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3962315320968628},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26108765602111816},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18756476044654846},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12019127607345581},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11441263556480408},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09924617409706116},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1177/003754979306000202","is_oa":false,"landing_page_url":"https://doi.org/10.1177/003754979306000202","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1484903510","https://openalex.org/W1655990431","https://openalex.org/W2059454390","https://openalex.org/W2105761964","https://openalex.org/W2158095483","https://openalex.org/W2322411027","https://openalex.org/W2613249877","https://openalex.org/W3148722492","https://openalex.org/W4235077482","https://openalex.org/W4236231374"],"related_works":["https://openalex.org/W2767573821","https://openalex.org/W2611789520","https://openalex.org/W2139611791","https://openalex.org/W2044903484","https://openalex.org/W2569609337","https://openalex.org/W2152855411","https://openalex.org/W2243536805","https://openalex.org/W4243758368","https://openalex.org/W2136813515","https://openalex.org/W2085176210"],"abstract_inverted_index":{"Advances":[0],"in":[1,31,145],"VLSI":[2],"technologies":[3],"have":[4],"led":[5],"to":[6,28,33,93,111],"the":[7,42,50,64,91,95,100,103,114,121,134,178],"implementation":[8],"of":[9,41,53,69,85,99,105,120,180],"very":[10],"large":[11,51,59,110],"and":[12,71,160],"complex":[13],"systems":[14],"on":[15],"a":[16,67,146],"single":[17],"chip.":[18],"Current":[19],"Computer":[20],"Aided":[21],"Design":[22],"(CAD)":[23],"tools":[24,48,62],"are":[25,108,168],"being":[26],"pushed":[27],"their":[29],"limits":[30],"order":[32],"keep":[34],"up":[35],"with":[36,58,126],"increasing":[37,133],"chip":[38],"complexity.":[39],"One":[40],"main":[43],"problems":[44],"facing":[45],"current":[46],"CAD":[47],"is":[49,74],"amount":[52],"memory":[54,96],"required":[55],"when":[56],"dealing":[57],"systems.":[60],"Most":[61],"represent":[63],"circuit":[65,122,165],"as":[66,171,174,176],"collection":[68],"primitives":[70],"shared":[72],"information":[73],"duplicated.":[75],"This":[76],"paper":[77],"discusses":[78],"an":[79],"approach":[80,89,141],"for":[81,154],"hierarchical":[82,147],"switch-level":[83,148],"simulation":[84,104,135],"digital":[86],"circuits.":[87],"The":[88,140,151],"exploits":[90],"hierarchy":[92],"reduce":[94],"require":[97],"ments":[98],"simulation,":[101],"allowing":[102],"circuits":[106],"that":[107,167],"too":[109],"simulate":[112],"at":[113],"flat":[115],"level.":[116],"In":[117],"addition,":[118],"parts":[119],"can":[123],"be":[124],"replaced":[125],"automati":[127],"cally":[128],"generated":[129],"software":[130],"models,":[131,157],"thus":[132],"speed":[136],"without":[137],"sacrificing":[138],"accuracy.":[139],"has":[142],"been":[143],"implemented":[144],"simulator,":[149],"CHAMP.":[150],"program":[152],"allows":[153],"user-supplied":[155],"behavioral":[156],"assignable":[158],"delays,":[159],"bidirectional":[161],"signal":[162],"flow":[163],"inside":[164],"blocks":[166],"repre":[169],"sented":[170],"transistor":[172],"networks":[173],"well":[175],"across":[177],"boundaries":[179],"higher":[181],"level":[182],"blocks.":[183]},"counts_by_year":[],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}