{"id":"https://openalex.org/W2132001925","doi":"https://doi.org/10.1177/0037549708091537","title":"FPGA-based Ultra-Low Latency HIL Fault Testing of a Permanent Magnet Motor Drive using RT-LAB-XSG","display_name":"FPGA-based Ultra-Low Latency HIL Fault Testing of a Permanent Magnet Motor Drive using RT-LAB-XSG","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2132001925","doi":"https://doi.org/10.1177/0037549708091537","mag":"2132001925"},"language":"en","primary_location":{"id":"doi:10.1177/0037549708091537","is_oa":false,"landing_page_url":"https://doi.org/10.1177/0037549708091537","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089320839","display_name":"Christian Dufour","orcid":"https://orcid.org/0000-0001-7712-9505"},"institutions":[{"id":"https://openalex.org/I4210154558","display_name":"Opal-Rt Technologies (Canada)","ror":"https://ror.org/05qnbjn88","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210154558"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Christian Dufour","raw_affiliation_strings":["Opal-RT Technologies, 1751 Richardson suite 2525, Montr\u00e9al,                         Qu\u00e9bec, Canada,"],"affiliations":[{"raw_affiliation_string":"Opal-RT Technologies, 1751 Richardson suite 2525, Montr\u00e9al,                         Qu\u00e9bec, Canada,","institution_ids":["https://openalex.org/I4210154558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112658838","display_name":"Jean B\u00e9langer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154558","display_name":"Opal-Rt Technologies (Canada)","ror":"https://ror.org/05qnbjn88","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210154558"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jean B\u00e9langer","raw_affiliation_strings":["Opal-RT Technologies, 1751 Richardson suite 2525, Montr\u00e9al,                         Qu\u00e9bec, Canada"],"affiliations":[{"raw_affiliation_string":"Opal-RT Technologies, 1751 Richardson suite 2525, Montr\u00e9al,                         Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I4210154558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084140711","display_name":"Vincent Lapointe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154558","display_name":"Opal-Rt Technologies (Canada)","ror":"https://ror.org/05qnbjn88","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210154558"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vincent Lapointe","raw_affiliation_strings":["Opal-RT Technologies, 1751 Richardson suite 2525, Montr\u00e9al,                         Qu\u00e9bec, Canada"],"affiliations":[{"raw_affiliation_string":"Opal-RT Technologies, 1751 Richardson suite 2525, Montr\u00e9al,                         Qu\u00e9bec, Canada","institution_ids":["https://openalex.org/I4210154558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089320839"],"corresponding_institution_ids":["https://openalex.org/I4210154558"],"apc_list":null,"apc_paid":null,"fwci":3.29,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.92601598,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"84","issue":"2-3","first_page":"161","last_page":"171"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.974399983882904,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resolver","display_name":"Resolver","score":0.6070966720581055},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6059572696685791},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5630657076835632},{"id":"https://openalex.org/keywords/hardware-in-the-loop-simulation","display_name":"Hardware-in-the-loop simulation","score":0.5607577562332153},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5045102834701538},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4402669072151184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4385487139225006},{"id":"https://openalex.org/keywords/real-time-simulation","display_name":"Real-time simulation","score":0.4287838637828827},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3499337434768677},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.22305446863174438}],"concepts":[{"id":"https://openalex.org/C80156102","wikidata":"https://www.wikidata.org/wiki/Q788036","display_name":"Resolver","level":3,"score":0.6070966720581055},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6059572696685791},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5630657076835632},{"id":"https://openalex.org/C70587628","wikidata":"https://www.wikidata.org/wiki/Q1142371","display_name":"Hardware-in-the-loop simulation","level":2,"score":0.5607577562332153},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5045102834701538},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4402669072151184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4385487139225006},{"id":"https://openalex.org/C2781469108","wikidata":"https://www.wikidata.org/wiki/Q7300799","display_name":"Real-time simulation","level":2,"score":0.4287838637828827},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3499337434768677},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.22305446863174438},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1177/0037549708091537","is_oa":false,"landing_page_url":"https://doi.org/10.1177/0037549708091537","pdf_url":null,"source":{"id":"https://openalex.org/S32573412","display_name":"SIMULATION","issn_l":"0037-5497","issn":["0037-5497","1741-3133"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320017","host_organization_name":"SAGE Publishing","host_organization_lineage":["https://openalex.org/P4310320017"],"host_organization_lineage_names":["SAGE Publishing"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"SIMULATION","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2032796210","https://openalex.org/W2064228373","https://openalex.org/W2108058384","https://openalex.org/W2545068507","https://openalex.org/W2565355837","https://openalex.org/W2738721150"],"related_works":["https://openalex.org/W2364622490","https://openalex.org/W2016389538","https://openalex.org/W2351600364","https://openalex.org/W2098122476","https://openalex.org/W2612673279","https://openalex.org/W2366583186","https://openalex.org/W2151127663","https://openalex.org/W2078645080","https://openalex.org/W2132001925","https://openalex.org/W2532595526"],"abstract_inverted_index":{"Presented":[0],"is":[1,47,140,162,179,235],"a":[2,6,48,86,118,131,190,194,198,201,223,255],"real-time":[3,79,202],"simulator":[4],"of":[5,20,26,38,82,99,102,200,225,260],"permanent":[7],"magnet":[8],"synchronous":[9],"motor":[10,104,233],"(PMSM)":[11],"drive":[12,105,121,161,185,207,234],"implemented":[13,67],"on":[14,68,197,249],"an":[15,69,143,211],"FPGA":[16,70,144,219,251],"card.":[17,145],"Real-time":[18],"simulation":[19,80,115,178],"PMSM":[21,45,62,120,127,160,206],"drives":[22,60],"enables":[23],"thorough":[24],"testing":[25],"control":[27],"strategies":[28],"and":[29,33,157,171,177,221,230,241,253],"software":[30],"protection":[31],"routines":[32],"therefore":[34],"allows":[35],"rapid":[36],"deployment":[37],"vehicular":[39],"or":[40],"industrial":[41],"applications.":[42],"The":[43,94,126,146,159,173,184,204,232],"proposed":[44],"model":[46,51,122,147,175,208],"phase":[49],"domain":[50],"with":[52,76,130,164,193,210,244],"sinusoidal":[53],"flux":[54],"induction.":[55],"A":[56],"3-phase":[57],"IGBT":[58],"inverter":[59],"the":[61,77,100,103,136,250],"machine.":[63],"Both":[64],"models":[65,106,167],"are":[66],"chip,":[71],"without":[72],"any":[73],"VHDL":[74],"coding,":[75],"RT-LAB":[78],"platform":[81],"Opal-RT":[83],"Technologies":[84],"using":[85],"Simulink":[87],"blockset":[88],"called":[89],"Xilinx":[90],"System":[91],"Generator":[92],"(XSG).":[93],"paper":[95],"explains":[96],"various":[97,165],"aspects":[98],"design":[101],"in":[107,110,124,189],"fixed-point":[108],"representation":[109],"XSG,":[111],"as":[112,114],"well":[113],"validation":[116],"against":[117],"standard":[119],"built":[123],"Simulink.":[125],"drive,":[128],"along":[129],"open-loop":[132],"test":[133],"source":[134,154],"for":[135,142],"pulse":[137],"width":[138],"modulation,":[139],"coded":[141],"has":[148,222,254],"user-selectable":[149],"dead":[150],"time,":[151],"modulation":[152],"index,":[153],"angle":[155],"offset,":[156],"frequency.":[158],"completed":[163],"encoder":[166],"(quadrature,":[168],"Hall":[169],"effects":[170],"resolver).":[172],"overall":[174],"compilation":[176],"entirely":[180],"automated":[181],"by":[182],"RT-LAB.":[183],"can":[186],"also":[187],"run":[188],"closed":[191],"loop":[192],"controller":[195],"executing":[196],"CPU":[199],"simulator.":[203],"phase-domain":[205],"runs":[209],"equivalent":[212],"10":[213],"nanosecond":[214],"time":[215,248],"step":[216],"(100":[217],"MHz":[218],"card)":[220],"latency":[224,259],"300":[226],"nanoseconds":[227],"(PMSM":[228],"machine":[229],"inverter).":[231],"directly":[236],"connected":[237],"to":[238],"digital":[239],"inputs":[240],"analog":[242],"outputs":[243],"1":[245],"microsecond":[246],"settling":[247],"card":[252],"resulting":[256],"total":[257],"hardware-in-the-loop":[258],"1.3":[261],"microseconds.":[262]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}