{"id":"https://openalex.org/W2047196187","doi":"https://doi.org/10.1155/s1110865703301039","title":"Logic Foundry: Rapid Prototyping for FPGA-Based DSP Systems","display_name":"Logic Foundry: Rapid Prototyping for FPGA-Based DSP Systems","publication_year":2003,"publication_date":"2003-05-20","ids":{"openalex":"https://openalex.org/W2047196187","doi":"https://doi.org/10.1155/s1110865703301039","mag":"2047196187"},"language":"en","primary_location":{"id":"doi:10.1155/s1110865703301039","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865703301039","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865703301039","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865703301039","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111647910","display_name":"Gary Spivey","orcid":null},"institutions":[{"id":"https://openalex.org/I4210100406","display_name":"Rincon Research (United States)","ror":"https://ror.org/00mmqn314","country_code":"US","type":"company","lineage":["https://openalex.org/I4210100406"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gary Spivey","raw_affiliation_strings":["Rincon Research Corporation, Tucson, AZ, 85711, USA"],"affiliations":[{"raw_affiliation_string":"Rincon Research Corporation, Tucson, AZ, 85711, USA","institution_ids":["https://openalex.org/I4210100406"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038036261","display_name":"Shuvra S. Bhattacharyya","orcid":"https://orcid.org/0000-0001-7719-1106"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuvra S. Bhattacharyya","raw_affiliation_strings":["Electrical and Computer Engineering Department and UMIACS, University of Maryland, College Park, MD, 20742, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department and UMIACS, University of Maryland, College Park, MD, 20742, USA","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102116980","display_name":"Kazuo Nakajima","orcid":null},"institutions":[{"id":"https://openalex.org/I4210097800","display_name":"Kyoto Architecture University","ror":"https://ror.org/00w2erz81","country_code":"JP","type":"education","lineage":["https://openalex.org/I4210097800"]},{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Kazuo Nakajima","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Maryland, College Park, MD, 20742, USA","New Architecture Open Lab, NTT Communication Science Labs, Kyoto, Japan"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Maryland, College Park, MD, 20742, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"New Architecture Open Lab, NTT Communication Science Labs, Kyoto, Japan","institution_ids":["https://openalex.org/I4210097800"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111647910"],"corresponding_institution_ids":["https://openalex.org/I4210100406"],"apc_list":{"value":1140,"currency":"GBP","value_usd":1398},"apc_paid":{"value":1140,"currency":"GBP","value_usd":1398},"fwci":1.0258,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77097635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2003","issue":"6","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.7436655163764954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6927164793014526},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6692637205123901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6067715287208557},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5764751434326172},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.5342456698417664},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5191730260848999},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.47079601883888245},{"id":"https://openalex.org/keywords/foundry","display_name":"Foundry","score":0.45227983593940735},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4342614412307739},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4056745171546936},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1856445074081421},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16939139366149902}],"concepts":[{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.7436655163764954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6927164793014526},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6692637205123901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6067715287208557},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5764751434326172},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5342456698417664},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5191730260848999},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.47079601883888245},{"id":"https://openalex.org/C2781087836","wikidata":"https://www.wikidata.org/wiki/Q13883136","display_name":"Foundry","level":2,"score":0.45227983593940735},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4342614412307739},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4056745171546936},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1856445074081421},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16939139366149902},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/s1110865703301039","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865703301039","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865703301039","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/s1110865703301039","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865703301039","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865703301039","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G3208731855","display_name":"CAREER: Software Synthesis for Real-time Signal Processing  Systems","funder_award_id":"9734275","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2047196187.pdf","grobid_xml":"https://content.openalex.org/works/W2047196187.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W27408849","https://openalex.org/W58757338","https://openalex.org/W117978816","https://openalex.org/W155669167","https://openalex.org/W1496267491","https://openalex.org/W1502477161","https://openalex.org/W1515109292","https://openalex.org/W1529130237","https://openalex.org/W1590348499","https://openalex.org/W1760784370","https://openalex.org/W1986698883","https://openalex.org/W2033872646","https://openalex.org/W2138612658","https://openalex.org/W2155256384","https://openalex.org/W2158583421","https://openalex.org/W2161985103","https://openalex.org/W2410022612","https://openalex.org/W2503657378","https://openalex.org/W2798429239","https://openalex.org/W4235641964","https://openalex.org/W4301413609","https://openalex.org/W4302437260","https://openalex.org/W6683810250"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2998132311","https://openalex.org/W2083269738","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309"],"abstract_inverted_index":{"We":[0],"introduce":[1],"the":[2,8,23,32,35,45,62],"Logic":[3,63],"Foundry,":[4,64],"a":[5,41,65],"system":[6,42,66,78],"for":[7],"rapid":[9],"creation":[10],"and":[11,58,71,75],"integration":[12,33],"of":[13,22,34,49],"FPGA-based":[14,28],"digital":[15],"signal":[16],"processing":[17],"systems.":[18],"Recognizing":[19],"that":[20,43],"some":[21],"greatest":[24],"challenges":[25],"in":[26,31],"creating":[27],"systems":[29],"occur":[30],"various":[36],"components,":[37],"we":[38],"have":[39],"proposed":[40],"targets":[44],"following":[46],"four":[47],"areas":[48],"integration:":[50],"design":[51],"flow":[52],"integration,":[53,55,57],"component":[54],"platform":[56],"software":[59],"integration.":[60],"Using":[61],"can":[67],"be":[68],"easily":[69],"specified,":[70],"then":[72],"automatically":[73],"constructed":[74],"integrated":[76],"with":[77],"level":[79],"software.":[80]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}