{"id":"https://openalex.org/W1983296614","doi":"https://doi.org/10.1155/s1110865702205041","title":"Partitioning and Scheduling DSP Applications with Maximal Memory Access Hiding","display_name":"Partitioning and Scheduling DSP Applications with Maximal Memory Access Hiding","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W1983296614","doi":"https://doi.org/10.1155/s1110865702205041","mag":"1983296614"},"language":"en","primary_location":{"id":"doi:10.1155/s1110865702205041","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865702205041","pdf_url":null,"source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1155/s1110865702205041","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100742235","display_name":"Zhong Wang","orcid":"https://orcid.org/0000-0001-7987-4883"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhong Wang","raw_affiliation_strings":["Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556, USA","Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN, 46556, USA","institution_ids":["https://openalex.org/I107639228"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077381252","display_name":"Edwin H.\u2010M. Sha","orcid":"https://orcid.org/0000-0001-5605-5631"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edwin Hsing-Mean Sha","raw_affiliation_strings":["Department of Computer Science, University of Texas at Dallas, Richardson, TX, 75083, USA","[Dept. of Comput. Sci., Univ. of Texas at Dallas, Richardson, TX]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Texas at Dallas, Richardson, TX, 75083, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"[Dept. of Comput. Sci., Univ. of Texas at Dallas, Richardson, TX]","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101589099","display_name":"Yuke Wang","orcid":"https://orcid.org/0000-0002-0360-8738"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuke Wang","raw_affiliation_strings":["Department of Computer Science, University of Texas at Dallas, Richardson, TX, 75083, USA","[Dept. of Comput. Sci., Univ. of Texas at Dallas, Richardson, TX]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Texas at Dallas, Richardson, TX, 75083, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"[Dept. of Comput. Sci., Univ. of Texas at Dallas, Richardson, TX]","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100742235"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":{"value":1665,"currency":"USD","value_usd":1665},"apc_paid":{"value":1665,"currency":"USD","value_usd":1665},"fwci":0.0,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.11307025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2002","issue":"9","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8749096393585205},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6413363814353943},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6400526762008667},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6167404055595398},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.509072482585907},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5081195831298828},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5015802383422852},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.44393470883369446},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4439021944999695},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.42817991971969604},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4253199100494385},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3742746412754059},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.25447824597358704},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22109192609786987},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.14838260412216187},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1442754864692688}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8749096393585205},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6413363814353943},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6400526762008667},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6167404055595398},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.509072482585907},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5081195831298828},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5015802383422852},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.44393470883369446},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4439021944999695},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.42817991971969604},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4253199100494385},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3742746412754059},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.25447824597358704},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22109192609786987},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.14838260412216187},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1442754864692688},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/s1110865702205041","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865702205041","pdf_url":null,"source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:22bf5b4895f049c29289e5e026a02ff2","is_oa":true,"landing_page_url":"https://doaj.org/article/22bf5b4895f049c29289e5e026a02ff2","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"EURASIP Journal on Advances in Signal Processing, Vol 2002, Iss 9, p 391670 (2002)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/s1110865702205041","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865702205041","pdf_url":null,"source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W5593215","https://openalex.org/W1540418512","https://openalex.org/W1568663202","https://openalex.org/W1979632109","https://openalex.org/W2024804757","https://openalex.org/W2040797682","https://openalex.org/W2043613230","https://openalex.org/W2053895556","https://openalex.org/W2078845975","https://openalex.org/W2102409597","https://openalex.org/W2109588077","https://openalex.org/W2110928330","https://openalex.org/W2118245937","https://openalex.org/W2123412205","https://openalex.org/W2135812489","https://openalex.org/W2146142332","https://openalex.org/W2160529840","https://openalex.org/W2168496696","https://openalex.org/W2171006257","https://openalex.org/W6632315471"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W4321458411","https://openalex.org/W1575240748","https://openalex.org/W2044064773","https://openalex.org/W2782503170","https://openalex.org/W2155373950","https://openalex.org/W2316890442","https://openalex.org/W2885040162","https://openalex.org/W4233816696","https://openalex.org/W3048967625"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"iteration":[4],"space":[5],"partitioning":[6],"scheme":[7],"to":[8,15,38,46,54,64],"reduce":[9,47],"the":[10,16,26,40,48,57,66,78,82],"CPU":[11],"idle":[12],"time":[13],"due":[14],"long":[17],"memory":[18,50,58,69],"access":[19],"latency.":[20],"We":[21],"take":[22],"into":[23],"consideration":[24],"both":[25],"data":[27,45],"accesses":[28],"of":[29],"intermediate":[30],"and":[31,68],"initial":[32,44],"data.":[33],"An":[34],"algorithm":[35,61],"is":[36,62],"proposed":[37],"find":[39],"largest":[41],"overlap":[42],"for":[43],"entire":[49],"traffic.":[51],"In":[52],"order":[53],"efficiently":[55],"hide":[56],"latency,":[59],"another":[60],"developed":[63],"balance":[65],"ALU":[67],"schedules.":[70],"The":[71],"experiments":[72],"on":[73],"DSP":[74],"benchmarks":[75],"show":[76],"that":[77],"algorithms":[79],"significantly":[80],"outperform":[81],"known":[83],"existing":[84],"methods.":[85]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}