{"id":"https://openalex.org/W2127482451","doi":"https://doi.org/10.1155/s1110865702000422","title":"Median and Morphological Specialized Processors for a Real-Time Image Data Processing","display_name":"Median and Morphological Specialized Processors for a Real-Time Image Data Processing","publication_year":2002,"publication_date":"2002-01-14","ids":{"openalex":"https://openalex.org/W2127482451","doi":"https://doi.org/10.1155/s1110865702000422","mag":"2127482451"},"language":"en","primary_location":{"id":"doi:10.1155/s1110865702000422","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865702000422","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865702000422","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865702000422","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048697784","display_name":"K. Wiatr","orcid":"https://orcid.org/0000-0001-5959-0277"},"institutions":[{"id":"https://openalex.org/I686019","display_name":"AGH University of Krakow","ror":"https://ror.org/00bas1c41","country_code":"PL","type":"education","lineage":["https://openalex.org/I686019"]},{"id":"https://openalex.org/I24881138","display_name":"Cracow University of Technology","ror":"https://ror.org/00pdej676","country_code":"PL","type":"education","lineage":["https://openalex.org/I24881138"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Kazimierz Wiatr","raw_affiliation_strings":["Institute of Electronics, AGH Technical University of Cracow, Mickiewicza 30, Krakow, 30-059, Poland","Institute of Electronics, AGH Technical University of Cracow, Krakow, Poland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, AGH Technical University of Cracow, Mickiewicza 30, Krakow, 30-059, Poland","institution_ids":["https://openalex.org/I686019"]},{"raw_affiliation_string":"Institute of Electronics, AGH Technical University of Cracow, Krakow, Poland#TAB#","institution_ids":["https://openalex.org/I24881138","https://openalex.org/I686019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5048697784"],"corresponding_institution_ids":["https://openalex.org/I24881138","https://openalex.org/I686019"],"apc_list":{"value":1140,"currency":"GBP","value_usd":1398},"apc_paid":{"value":1140,"currency":"GBP","value_usd":1398},"fwci":0.344,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.61322847,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2002","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9891999959945679,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8254879713058472},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7228702902793884},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6705954074859619},{"id":"https://openalex.org/keywords/image-processor","display_name":"Image processor","score":0.6404463052749634},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6044919490814209},{"id":"https://openalex.org/keywords/media-processor","display_name":"Media processor","score":0.5894795656204224},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5658583045005798},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5602667331695557},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5347316265106201},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5268223285675049},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48735126852989197},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.48199740052223206},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.46796828508377075},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4677306115627289},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.4556794762611389},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4402920603752136},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.42878901958465576},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3758147656917572},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.27460968494415283},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.23798403143882751},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.13399803638458252}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8254879713058472},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7228702902793884},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6705954074859619},{"id":"https://openalex.org/C2775941181","wikidata":"https://www.wikidata.org/wiki/Q861004","display_name":"Image processor","level":4,"score":0.6404463052749634},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6044919490814209},{"id":"https://openalex.org/C52027705","wikidata":"https://www.wikidata.org/wiki/Q6805986","display_name":"Media processor","level":4,"score":0.5894795656204224},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5658583045005798},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5602667331695557},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5347316265106201},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5268223285675049},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48735126852989197},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.48199740052223206},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.46796828508377075},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4677306115627289},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.4556794762611389},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4402920603752136},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.42878901958465576},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3758147656917572},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.27460968494415283},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.23798403143882751},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.13399803638458252},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/s1110865702000422","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865702000422","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865702000422","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:98c90cddf0cd4c7987375f7d6c910f5e","is_oa":true,"landing_page_url":"https://doaj.org/article/98c90cddf0cd4c7987375f7d6c910f5e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"EURASIP Journal on Advances in Signal Processing, Vol 2002, Iss 1, p 841742 (2002)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/s1110865702000422","is_oa":true,"landing_page_url":"https://doi.org/10.1155/s1110865702000422","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/S1110865702000422","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2127482451.pdf","grobid_xml":"https://content.openalex.org/works/W2127482451.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1831257546","https://openalex.org/W1987857748","https://openalex.org/W2006551153","https://openalex.org/W2010030599","https://openalex.org/W2019689054","https://openalex.org/W2021130884","https://openalex.org/W2088579819","https://openalex.org/W2090753144","https://openalex.org/W2105272850","https://openalex.org/W2126256614","https://openalex.org/W2128864849","https://openalex.org/W2146482205","https://openalex.org/W2156152652","https://openalex.org/W2157123587","https://openalex.org/W2166655690","https://openalex.org/W4242732001","https://openalex.org/W6647183350","https://openalex.org/W6672760567","https://openalex.org/W6678700200","https://openalex.org/W6824487843"],"related_works":["https://openalex.org/W2149733668","https://openalex.org/W2386145041","https://openalex.org/W2556885209","https://openalex.org/W104139514","https://openalex.org/W2883183116","https://openalex.org/W2127482451","https://openalex.org/W3116750762","https://openalex.org/W2104456922","https://openalex.org/W2026367829","https://openalex.org/W2169574597"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,15,20,34,42,47],"considerations":[4],"on":[5,33,76],"selecting":[6],"a":[7,60],"multiprocessor":[8],"MISD":[9],"architecture":[10],"for":[11,80],"fast":[12],"implementation":[13,79],"of":[14,28,59],"vision":[16],"image":[17],"processing.":[18],"Using":[19],"author\u2032s":[21],"earlier":[22],"experience":[23],"with":[24,97],"real-time":[25],"systems,":[26],"implementing":[27],"specialized":[29],"hardware":[30],"processors":[31,49],"based":[32],"programmable":[35],"FPGA":[36],"systems":[37],"has":[38,65],"been":[39,66],"proposed":[40,67],"in":[41,99],"pipeline":[43],"architecture.":[44],"In":[45],"particular,":[46],"following":[48],"are":[50,72],"presented:":[51],"median":[52,81],"filter":[53],"and":[54,91,103],"morphological":[55,83],"processor.":[56,93,105],"The":[57],"structure":[58],"universal":[61],"reconfigurable":[62],"processor":[63,90,102],"developed":[64],"as":[68,74],"well.":[69],"Experimental":[70],"results":[71],"presented":[73],"delays":[75,98],"LCA":[77],"level":[78],"filter,":[82],"processor,":[84,86,88],"convolution":[85],"look-up-table":[87],"logic":[89],"histogram":[92],"These":[94],"times":[95],"compare":[96],"general":[100],"purpose":[101],"DSP":[104]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}