{"id":"https://openalex.org/W4414673929","doi":"https://doi.org/10.1155/jece/8516078","title":"Binary Search\u2010Based Division (BSBD): A Technique for Efficient Division in Hardware","display_name":"Binary Search\u2010Based Division (BSBD): A Technique for Efficient Division in Hardware","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4414673929","doi":"https://doi.org/10.1155/jece/8516078"},"language":"en","primary_location":{"id":"doi:10.1155/jece/8516078","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/8516078","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/8516078","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/8516078","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5119785344","display_name":"Mustafa Muhammed Hendawi","orcid":"https://orcid.org/0000-0003-2480-1040"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Mustafa Muhammed Hendawi","raw_affiliation_strings":["Electronics and Electrical Communication Department ,  Faculty of Engineering ,  Cairo University ,  Giza ,  Egypt ,  cu.edu.eg"],"raw_orcid":"https://orcid.org/0000-0003-2480-1040","affiliations":[{"raw_affiliation_string":"Electronics and Electrical Communication Department ,  Faculty of Engineering ,  Cairo University ,  Giza ,  Egypt ,  cu.edu.eg","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076175230","display_name":"Nahla Elashkar","orcid":"https://orcid.org/0000-0002-6693-7619"},"institutions":[{"id":"https://openalex.org/I4210156128","display_name":"Electronics Research Institute","ror":"https://ror.org/0532wcf75","country_code":"EG","type":"facility","lineage":["https://openalex.org/I4210094263","https://openalex.org/I4210156128"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Nahla Elazab Elashker","raw_affiliation_strings":["Microelectronics Department ,  Electronics Research Institute ,  Cairo ,  Egypt ,  eri.sci.eg"],"raw_orcid":"https://orcid.org/0000-0002-6693-7619","affiliations":[{"raw_affiliation_string":"Microelectronics Department ,  Electronics Research Institute ,  Cairo ,  Egypt ,  eri.sci.eg","institution_ids":["https://openalex.org/I4210156128"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040173164","display_name":"Mervat M. A. Mahmoud","orcid":"https://orcid.org/0000-0002-6924-4551"},"institutions":[{"id":"https://openalex.org/I4210156128","display_name":"Electronics Research Institute","ror":"https://ror.org/0532wcf75","country_code":"EG","type":"facility","lineage":["https://openalex.org/I4210094263","https://openalex.org/I4210156128"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mervat Mohamed Adel Mahmoud","raw_affiliation_strings":["Microelectronics Department ,  Electronics Research Institute ,  Cairo ,  Egypt ,  eri.sci.eg"],"raw_orcid":"https://orcid.org/0000-0002-6924-4551","affiliations":[{"raw_affiliation_string":"Microelectronics Department ,  Electronics Research Institute ,  Cairo ,  Egypt ,  eri.sci.eg","institution_ids":["https://openalex.org/I4210156128"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019162215","display_name":"Selwan K. Ibrahim","orcid":"https://orcid.org/0009-0006-7764-4359"},"institutions":[{"id":"https://openalex.org/I890898191","display_name":"Modern Academy","ror":"https://ror.org/02exeb428","country_code":"EG","type":"education","lineage":["https://openalex.org/I890898191"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Shaimaa ElSayed Ibrahim","raw_affiliation_strings":["Electronics and Communication Department ,  Modern Academy for Engineering and Technology ,  Cairo ,  Egypt ,  modern-academy.edu.eg"],"raw_orcid":"https://orcid.org/0009-0006-7764-4359","affiliations":[{"raw_affiliation_string":"Electronics and Communication Department ,  Modern Academy for Engineering and Technology ,  Cairo ,  Egypt ,  modern-academy.edu.eg","institution_ids":["https://openalex.org/I890898191"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110836670","display_name":"Eman Mohamed Mahmoud","orcid":null},"institutions":[{"id":"https://openalex.org/I890898191","display_name":"Modern Academy","ror":"https://ror.org/02exeb428","country_code":"EG","type":"education","lineage":["https://openalex.org/I890898191"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Eman Mohamed Mahmoud","raw_affiliation_strings":["Electronics and Communication Department ,  Modern Academy for Engineering and Technology ,  Cairo ,  Egypt ,  modern-academy.edu.eg"],"raw_orcid":"https://orcid.org/0009-0007-7853-0094","affiliations":[{"raw_affiliation_string":"Electronics and Communication Department ,  Modern Academy for Engineering and Technology ,  Cairo ,  Egypt ,  modern-academy.edu.eg","institution_ids":["https://openalex.org/I890898191"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5119785344"],"corresponding_institution_ids":["https://openalex.org/I145487455"],"apc_list":{"value":1400,"currency":"USD","value_usd":1400},"apc_paid":{"value":1400,"currency":"USD","value_usd":1400},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27253027,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2025","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.6728000044822693},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6675000190734863},{"id":"https://openalex.org/keywords/division-algorithm","display_name":"Division algorithm","score":0.6136000156402588},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5425999760627747},{"id":"https://openalex.org/keywords/flowchart","display_name":"Flowchart","score":0.5425000190734863},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.519599974155426},{"id":"https://openalex.org/keywords/huffman-coding","display_name":"Huffman coding","score":0.4977000057697296},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4894999861717224},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.38269999623298645},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.37860000133514404}],"concepts":[{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.6728000044822693},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6675000190734863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6484000086784363},{"id":"https://openalex.org/C190715199","wikidata":"https://www.wikidata.org/wiki/Q3526714","display_name":"Division algorithm","level":3,"score":0.6136000156402588},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5425999760627747},{"id":"https://openalex.org/C72041958","wikidata":"https://www.wikidata.org/wiki/Q185092","display_name":"Flowchart","level":2,"score":0.5425000190734863},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.519599974155426},{"id":"https://openalex.org/C46900642","wikidata":"https://www.wikidata.org/wiki/Q2647","display_name":"Huffman coding","level":3,"score":0.4977000057697296},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4894999861717224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48399999737739563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3971000015735626},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.38269999623298645},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.37860000133514404},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.37689998745918274},{"id":"https://openalex.org/C136625980","wikidata":"https://www.wikidata.org/wiki/Q663208","display_name":"Rounding","level":2,"score":0.37049999833106995},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36899998784065247},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.351500004529953},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.3506999909877777},{"id":"https://openalex.org/C203492994","wikidata":"https://www.wikidata.org/wiki/Q909669","display_name":"Divisor (algebraic geometry)","level":2,"score":0.3488999903202057},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3443000018596649},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3407000005245209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33399999141693115},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3228999972343445},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.30649998784065247},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.3003000020980835},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.29899999499320984},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.2987000048160553},{"id":"https://openalex.org/C91154448","wikidata":"https://www.wikidata.org/wiki/Q623818","display_name":"Binary search tree","level":3,"score":0.29510000348091125},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.2906999886035919},{"id":"https://openalex.org/C187805909","wikidata":"https://www.wikidata.org/wiki/Q1142401","display_name":"Subtractor","level":4,"score":0.2867000102996826},{"id":"https://openalex.org/C94196362","wikidata":"https://www.wikidata.org/wiki/Q5198153","display_name":"Cycle count","level":2,"score":0.28380000591278076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.27959999442100525},{"id":"https://openalex.org/C121610932","wikidata":"https://www.wikidata.org/wiki/Q243754","display_name":"Binary search algorithm","level":3,"score":0.2777999937534332},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.26930001378059387},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.26660001277923584},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.25529998540878296},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.2524000108242035},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.25130000710487366},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.25040000677108765}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/jece/8516078","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/8516078","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/8516078","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:b6fa8f5ce5524792a752a25b0af10aaf","is_oa":true,"landing_page_url":"https://doaj.org/article/b6fa8f5ce5524792a752a25b0af10aaf","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2025 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/jece/8516078","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/8516078","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/8516078","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4414673929.pdf","grobid_xml":"https://content.openalex.org/works/W4414673929.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W1988026068","https://openalex.org/W2016400276","https://openalex.org/W2081416615","https://openalex.org/W2099662985","https://openalex.org/W2110537460","https://openalex.org/W2152953137","https://openalex.org/W2555025060","https://openalex.org/W2608089708","https://openalex.org/W2767447816","https://openalex.org/W2789874593","https://openalex.org/W2889791563","https://openalex.org/W2909805778","https://openalex.org/W2946695067","https://openalex.org/W2952102246","https://openalex.org/W2963800389","https://openalex.org/W3008862071","https://openalex.org/W3019913914","https://openalex.org/W3020244968","https://openalex.org/W3082594412","https://openalex.org/W3113474485","https://openalex.org/W3116653680","https://openalex.org/W3124782387","https://openalex.org/W3128454619","https://openalex.org/W3163833412","https://openalex.org/W3200031216","https://openalex.org/W4220818426","https://openalex.org/W4321452757","https://openalex.org/W4394585924","https://openalex.org/W4400951895"],"related_works":[],"abstract_inverted_index":{"The":[0,22,143,238,255],"division":[1,26,73,236,253,262],"techniques":[2],"play":[3],"a":[4,96,105,120,132,232,266,272,287,319,324,350],"key":[5],"role":[6],"in":[7,51,55,223,235,328,358],"several":[8],"computer\u2010implemented":[9],"algorithms":[10],"and":[11,62,131,157,183,204,271],"applications;":[12],"regrettably,":[13],"they":[14],"impose":[15],"significant":[16,76,233],"implementation":[17,192,258],"constraints":[18],"that":[19,125,242],"hinder":[20],"parallelization.":[21],"proposed":[23],"binary":[24,92],"search\u2010based":[25],"(BSBD)":[27],"technique":[28,66,259,297,317],"is":[29,80,112,145,155,179,200,247,345],"inherited":[30],"from":[31],"the":[32,38,42,48,70,91,101,115,136,139,150,160,177,212,215,218,224,229,248,261,295,303,307,310,315,329,334,336,342,355,359],"variable":[33],"latency":[34,77,267,338],"dividers,":[35],"which":[36,118,348],"have":[37],"potential":[39],"to":[40,68,100,207,323,333,354],"adjust":[41],"quotient":[43],"bit\u2019s":[44],"retirement":[45],"rate":[46],"or":[47],"execution":[49],"time":[50],"specific":[52],"iterations,":[53],"resulting":[54],"different":[56],"conversion":[57],"times":[58],"across":[59],"various":[60],"dividend":[61],"divisor":[63],"sets.":[64],"This":[65,79,293],"aims":[67],"accelerate":[69],"simple":[71],"paper\u2010and\u2010pencil":[72],"by":[74,82,314,341],"achieving":[75],"reduction.":[78],"accomplished":[81],"scanning":[83],"more":[84],"than":[85],"one":[86],"digit":[87],"per":[88],"iteration":[89],"using":[90,149,193,202,279],"search":[93,108],"algorithm":[94,140],"on":[95,109,114,159,181],"sorted":[97],"array":[98,111,165],"due":[99],"positional":[102],"representation":[103],"of":[104,138,217,268,275,290],"number.":[106],"Binary":[107],"an":[110,243],"based":[113],"divide\u2010and\u2010conquer":[116],"concept,":[117],"breaks":[119],"problem":[121],"into":[122],"smaller":[123],"subproblems":[124],"are":[126,141],"addressed":[127],"independently.":[128],"A":[129],"flowchart":[130],"block":[133],"diagram":[134],"describing":[135],"sequence":[137],"included.":[142],"design":[144,178,327,344],"verified":[146],"through":[147],"simulation":[148],"Vivado":[151],"tool.":[152],"Subsequently,":[153],"it":[154,199],"synthesized":[156,180,201],"implemented":[158],"contemporary":[161],"field":[162],"programmable":[163],"gate":[164],"(FPGA)":[166],"version,":[167],"Virtex":[168],"UltraScale":[169],"VCU108,":[170],"with":[171],"extracting":[172],"its":[173,187,209],"performance":[174,210],"metrics.":[175],"Additionally,":[176],"Synopsys":[182],"Cadence":[184],"tools":[185],"for":[186,251,260,299,306],"application\u2010specific":[188],"integrated":[189,244],"circuit":[190],"(ASIC)":[191],"UMC":[194,282],"45":[195,280],"nm":[196,281],"technology.":[197],"Furthermore,":[198],"Virtex\u20104":[203],"Kintex\u20107":[205],"FPGAs":[206],"evaluate":[208],"against":[211],"state\u2010of\u2010the\u2010art,":[213],"considering":[214],"utilization":[216],"identical":[219],"FPGA":[220,308],"chips,":[221],"referenced":[222],"literature.":[225,330,360],"In":[226],"this":[227,252],"context,":[228],"comparisons":[230],"reveal":[231],"improvement":[234],"speed.":[237],"results":[239],"also":[240],"suggest":[241],"processing":[245],"unit":[246],"optimal":[249],"environment":[250],"approach.":[254],"suggested":[256],"hardware":[257],"operation":[263],"can":[264],"achieve":[265],"1.3":[269],"ns":[270],"chip":[273],"area":[274,312],"2,352":[276],"\u03bcm":[277],"2":[278],"ASIC":[283],"technology,":[284],"operating":[285],"at":[286],"frequency":[288],"range":[289],"0.769":[291],"GHz.":[292],"makes":[294],"BSBD":[296,316,343],"suitable":[298],"high\u2010speed":[300],"applications.":[301],"On":[302],"other":[304],"hand,":[305],"implementation,":[309],"average":[311,337],"reduction":[313,339],"represents":[318,349],"remarkable":[320],"93.98%":[321],"compared":[322,353],"recent":[325,356],"novel":[326],"With":[331],"respect":[332],"latency,":[335],"achieved":[340],"140.14":[346],"ns,":[347],"58.86%":[351],"decrease":[352],"divider":[357]},"counts_by_year":[],"updated_date":"2026-03-10T14:07:55.174380","created_date":"2025-10-10T00:00:00"}