{"id":"https://openalex.org/W4406543665","doi":"https://doi.org/10.1155/jece/6965638","title":"Innovative Hardware Accelerator Architecture for FPGA\u2010Based General\u2010Purpose RISC Microprocessors","display_name":"Innovative Hardware Accelerator Architecture for FPGA\u2010Based General\u2010Purpose RISC Microprocessors","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4406543665","doi":"https://doi.org/10.1155/jece/6965638"},"language":"en","primary_location":{"id":"doi:10.1155/jece/6965638","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/6965638","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/6965638","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/6965638","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068798143","display_name":"Ehsan Ali","orcid":"https://orcid.org/0000-0003-3327-6460"},"institutions":[{"id":"https://openalex.org/I115748381","display_name":"Assumption University","ror":"https://ror.org/03zmqc707","country_code":"TH","type":"education","lineage":["https://openalex.org/I115748381"]}],"countries":["TH"],"is_corresponding":true,"raw_author_name":"Ehsan Ali","raw_affiliation_strings":["Department of Electrical and Computer Engineering ,  Vincent Mary School of Engineering ,  Science and Technology ,  Assumption University of Thailand ,  Samut Prakan ,  Thailand"],"raw_orcid":"https://orcid.org/0000-0003-3327-6460","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering ,  Vincent Mary School of Engineering ,  Science and Technology ,  Assumption University of Thailand ,  Samut Prakan ,  Thailand","institution_ids":["https://openalex.org/I115748381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5068798143"],"corresponding_institution_ids":["https://openalex.org/I115748381"],"apc_list":{"value":1400,"currency":"USD","value_usd":1400},"apc_paid":{"value":1400,"currency":"USD","value_usd":1400},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00627249,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2025","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8176206350326538},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6540364027023315},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5867903828620911},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5781809687614441},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5180887579917908},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4865383207798004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4429221451282501},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4347764849662781},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36689692735671997},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.20006194710731506}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8176206350326538},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6540364027023315},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5867903828620911},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5781809687614441},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5180887579917908},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4865383207798004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4429221451282501},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4347764849662781},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36689692735671997},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.20006194710731506},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/jece/6965638","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/6965638","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/6965638","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:a2a145e3e92448dda8fb2cb4635a0b06","is_oa":true,"landing_page_url":"https://doaj.org/article/a2a145e3e92448dda8fb2cb4635a0b06","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2025 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/jece/6965638","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/6965638","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/6965638","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323055","display_name":"Assumption University of Thailand","ror":"https://ror.org/03zmqc707"}],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4406543665.pdf"},"referenced_works_count":33,"referenced_works":["https://openalex.org/W13251532","https://openalex.org/W59611826","https://openalex.org/W624133011","https://openalex.org/W1522748367","https://openalex.org/W1539809939","https://openalex.org/W1571632936","https://openalex.org/W1710194169","https://openalex.org/W1806084045","https://openalex.org/W2028922196","https://openalex.org/W2116433835","https://openalex.org/W2128736314","https://openalex.org/W2142509555","https://openalex.org/W2146188244","https://openalex.org/W2146449469","https://openalex.org/W2152240888","https://openalex.org/W2165099691","https://openalex.org/W2169075904","https://openalex.org/W2169601811","https://openalex.org/W2173674295","https://openalex.org/W2472489786","https://openalex.org/W2561231645","https://openalex.org/W2725179571","https://openalex.org/W2756776627","https://openalex.org/W2767938670","https://openalex.org/W2911264106","https://openalex.org/W2971168394","https://openalex.org/W3127131661","https://openalex.org/W3149144981","https://openalex.org/W4205481467","https://openalex.org/W4213316772","https://openalex.org/W4239385313","https://openalex.org/W4285028160","https://openalex.org/W4307273481"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2035206467","https://openalex.org/W2518118925","https://openalex.org/W2512308948","https://openalex.org/W3159273459","https://openalex.org/W2068921804","https://openalex.org/W3152699334"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"(RC)":[2],"theory":[3],"aims":[4],"to":[5,37,46,111,161,194,205,251,263,296],"take":[6],"advantage":[7],"of":[8,11,18,62,106,121,155,184,229,255,281],"the":[9,16,31,136,153,168,182,190,211,230,236,253,256,293],"flexibility":[10],"general\u2010purpose":[12,50,144],"processors":[13],"(GPPs)":[14],"alongside":[15,246],"performance":[17,254,278],"application":[19],"specific":[20],"integrated":[21],"circuits":[22],"(ASICs).":[23],"Numerous":[24],"RC":[25,45,75,130,159,220],"architectures":[26],"have":[27],"been":[28],"proposed":[29,133,187,257],"since":[30],"1960s,":[32],"but":[33],"all":[34],"are":[35,249],"struggling":[36],"become":[38],"mainstream.":[39],"The":[40,186],"main":[41],"factor":[42],"that":[43,57,134,141,222],"prevents":[44],"be":[47,99],"used":[48,250],"in":[49,69,109,199,238],"CPUs,":[51],"GPUs,":[52],"and":[53,97,115,173,176,216,279,286],"mobile":[54],"devices":[55],"is":[56,67,87,132,223,233,265,269,273],"it":[58],"requires":[59,118],"extensive":[60],"knowledge":[61,120],"digital":[63,122],"circuit":[64,123,221],"design":[65,117],"which":[66,86,291],"lacked":[68],"most":[70,212],"software":[71,107],"programmers.":[72],"In":[73,125],"an":[74,196,218,299],"development,":[76],"a":[77,81,91,128,142,156,200,274],"processor":[78],"cooperates":[79],"with":[80,240],"reconfigurable":[82],"hardware":[83,110],"accelerator":[84,226],"(HA)":[85],"usually":[88],"implemented":[89],"on":[90],"field\u2010programmable":[92],"gate":[93],"arrays":[94],"(FPGAs)":[95],"chip":[96],"can":[98],"reconfigured":[100],"dynamically.":[101],"It":[102,208],"implements":[103],"crucial":[104],"portions":[105],"(kernels)":[108],"increase":[112],"overall":[113],"performance,":[114],"its":[116],"substantial":[119],"design.":[124],"this":[126],"paper,":[127],"novel":[129],"architecture":[131,188],"provides":[135],"exact":[137],"same":[138],"instruction":[139,214,231],"set":[140],"standard":[143],"RISC":[145],"microprocessor":[146],"(e.g.,":[147,203],"ARM":[148],"Cortex\u2010M0)":[149],"has":[150],"while":[151,180],"automating":[152],"generation":[154],"tightly":[157],"coupled":[158],"component":[160],"improve":[162],"system":[163],"performance.":[164],"This":[165],"approach":[166],"keeps":[167],"decades\u2010old":[169],"assemblers,":[170],"compilers,":[171],"debuggers":[172],"library":[174],"components,":[175],"programming":[177],"practices":[178],"intact":[179],"utilizing":[181],"advantages":[183],"RC.":[185],"employs":[189],"LLVM":[191],"compiler":[192],"infrastructure":[193],"translate":[195],"algorithm":[197],"written":[198],"high\u2010level":[201],"language":[202],"C/C++)":[204],"machine":[206],"code.":[207],"then":[209],"finds":[210],"frequent":[213],"pairs":[215,232],"generates":[217],"equivalent":[219],"called":[224],"miniature":[225],"(MA).":[227],"Execution":[228],"performed":[234],"by":[235],"MA":[237],"parallel":[239],"consecutive":[241],"instructions.":[242],"Several":[243],"kernel":[244],"algorithms":[245],"EEMBC":[247],"CoreMark":[248],"assess":[252],"architecture.":[258],"Performance":[259],"improvement":[260],"from":[261],"4.09%":[262],"14.17%":[264],"recorded":[266],"when":[267],"HA":[268],"turned":[270],"on.":[271],"There":[272],"trade\u2010off":[275],"between":[276],"core":[277],"combination":[280],"compilation":[282],"time,":[283],"die":[284],"area,":[285],"program":[287],"startup":[288],"load":[289],"time":[290,294],"includes":[292],"required":[295],"partially":[297],"reconfigure":[298],"FPGA":[300],"chip.":[301]},"counts_by_year":[],"updated_date":"2026-03-11T06:11:40.159057","created_date":"2025-10-10T00:00:00"}