{"id":"https://openalex.org/W4415513895","doi":"https://doi.org/10.1155/jece/2638291","title":"VLSI Implementation of High\u2010Speed and Area\u2010Efficient Multiplierless Address Generation Architecture for Deinterleaver in WiMAX Applications","display_name":"VLSI Implementation of High\u2010Speed and Area\u2010Efficient Multiplierless Address Generation Architecture for Deinterleaver in WiMAX Applications","publication_year":2025,"publication_date":"2025-01-01","ids":{"openalex":"https://openalex.org/W4415513895","doi":"https://doi.org/10.1155/jece/2638291"},"language":"en","primary_location":{"id":"doi:10.1155/jece/2638291","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/2638291","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/2638291","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/2638291","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089953323","display_name":"Vivek Karthick Perumal","orcid":"https://orcid.org/0000-0003-0373-8724"},"institutions":[{"id":"https://openalex.org/I60493950","display_name":"Salem College","ror":"https://ror.org/00aq42n63","country_code":"US","type":"education","lineage":["https://openalex.org/I60493950"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vivek Karthick Perumal","raw_affiliation_strings":["Department of Electronics and Communication Engineering ,  Sona College of Technology ,  Salem ,  India , sonatech.ac.in"],"raw_orcid":"https://orcid.org/0000-0003-0373-8724","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering ,  Sona College of Technology ,  Salem ,  India , sonatech.ac.in","institution_ids":["https://openalex.org/I60493950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113865316","display_name":"Ramesh Jayabalan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109528","display_name":"PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH","ror":"https://ror.org/01sa9ng67","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210109528"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ramesh Jayabalan","raw_affiliation_strings":["Department of Electronics and Communication Engineering ,  PSG College of Technology ,  Coimbatore ,  India , psgtech.edu"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering ,  PSG College of Technology ,  Coimbatore ,  India , psgtech.edu","institution_ids":["https://openalex.org/I4210109528"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022763999","display_name":"Eldho Paul","orcid":"https://orcid.org/0000-0002-5883-5022"},"institutions":[{"id":"https://openalex.org/I48018076","display_name":"Christ University","ror":"https://ror.org/022tv9y30","country_code":"IN","type":"education","lineage":["https://openalex.org/I48018076"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Eldho Paul","raw_affiliation_strings":["Department of Electronics and Communication Engineering ,  School of Engineering and Technology ,  Christ University ,  Bangalore ,  India , christuniversity.in"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering ,  School of Engineering and Technology ,  Christ University ,  Bangalore ,  India , christuniversity.in","institution_ids":["https://openalex.org/I48018076"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101904284","display_name":"S. Dhanasekaran","orcid":"https://orcid.org/0000-0001-6578-3956"},"institutions":[{"id":"https://openalex.org/I4210129773","display_name":"Institute of Engineering","ror":"https://ror.org/03ny67e60","country_code":"NP","type":"education","lineage":["https://openalex.org/I155028946","https://openalex.org/I4210129773"]}],"countries":["NP"],"is_corresponding":false,"raw_author_name":"Dhanasekaran Selvaraj","raw_affiliation_strings":["Department of Electronics and Communication Engineering ,  Sri Eshwar College of Engineering ,  Coimbatore ,  India , sece.ac.in"],"raw_orcid":"https://orcid.org/0000-0001-6578-3956","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering ,  Sri Eshwar College of Engineering ,  Coimbatore ,  India , sece.ac.in","institution_ids":["https://openalex.org/I4210129773"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089953323"],"corresponding_institution_ids":["https://openalex.org/I60493950"],"apc_list":{"value":1100,"currency":"USD","value_usd":1100},"apc_paid":{"value":1100,"currency":"USD","value_usd":1100},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16333746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2025","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11409","display_name":"Advanced Wireless Network Optimization","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11409","display_name":"Advanced Wireless Network Optimization","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10148","display_name":"Advanced MIMO Systems Optimization","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8303999900817871},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8188999891281128},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6665999889373779},{"id":"https://openalex.org/keywords/wimax","display_name":"WiMAX","score":0.6243000030517578},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5063999891281128},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4487000107765198},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4406999945640564},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3257000148296356}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8303999900817871},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8188999891281128},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6665999889373779},{"id":"https://openalex.org/C113950482","wikidata":"https://www.wikidata.org/wiki/Q133973","display_name":"WiMAX","level":3,"score":0.6243000030517578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5852000117301941},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5709999799728394},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5444999933242798},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5063999891281128},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4487000107765198},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4406999945640564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40389999747276306},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3257000148296356},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.325300008058548},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.31029999256134033},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.30959999561309814},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.3043000102043152},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.29899999499320984},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2962000072002411},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.290800005197525},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.28610000014305115},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2745000123977661},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.2718999981880188},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.26159998774528503},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25279998779296875}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/jece/2638291","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/2638291","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/2638291","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:ed0654e757db457da3e2b4833588177e","is_oa":true,"landing_page_url":"https://doaj.org/article/ed0654e757db457da3e2b4833588177e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2025 (2025)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/jece/2638291","is_oa":true,"landing_page_url":"https://doi.org/10.1155/jece/2638291","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1155/jece/2638291","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4415513895.pdf","grobid_xml":"https://content.openalex.org/works/W4415513895.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W2028018024","https://openalex.org/W2071707134","https://openalex.org/W2072559732","https://openalex.org/W2105327869","https://openalex.org/W2168078104","https://openalex.org/W2908411753","https://openalex.org/W4290724454"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,96],"VLSI":[4],"implementation":[5,90],"of":[6,27,115],"high\u2010speed,":[8,139],"area\u2010efficient,":[9],"multiplierless":[10],"address":[11,45],"generation":[12],"architecture":[13,49],"for":[14,52,138],"the":[15,20,92,135],"WiMAX":[16],"deinterleaver,":[17],"conforming":[18],"to":[19,31,88],"IEEE":[21],"802.16e":[22],"standard.":[23],"The":[24,47,65],"primary":[25],"motivation":[26],"this":[28],"work":[29],"is":[30,50],"reduce":[32],"hardware":[33,63],"complexity":[34],"and":[35,54,61,72,101,112,122],"delay":[36,119,126],"by":[37],"eliminating":[38],"multipliers,":[39],"which":[40,86],"are":[41],"traditionally":[42],"used":[43],"in":[44,99,117,124,142],"generation.":[46],"proposed":[48],"designed":[51],"FPGA":[53,89],"ASIC":[55,106],"platforms,":[56],"emphasizing":[57],"simplicity,":[58],"reduced":[59],"latency,":[60],"efficient":[62],"utilization.":[64],"design":[66],"supports":[67],"standard":[68],"modulation":[69],"schemes\u2014QPSK,":[70],"16\u2010QAM,":[71],"64\u2010QAM\u2014with":[73],"their":[74],"respective":[75],"code":[76],"rates.":[77],"Two":[78],"key":[79],"performance":[80],"evaluations":[81],"were":[82],"conducted:":[83],"Score":[84,102],"1,":[85],"refers":[87],"on":[91,105],"Xilinx":[93],"XC3S400,":[94],"demonstrated":[95],"13%":[97],"increase":[98],"speed,":[100],"2,":[103],"based":[104],"analysis":[107],"using":[108],"45\u2010nm":[109],"CMOS":[110],"technology,":[111],"achieved":[113],"improvements":[114],"17%":[116],"power":[118],"product":[120,127],"(PDP)":[121],"22%":[123],"area":[125],"(ADP)":[128],"over":[129],"existing":[130],"architectures.":[131],"These":[132],"results":[133],"confirm":[134],"architecture\u2019s":[136],"effectiveness":[137],"low\u2010power":[140],"applications":[141],"modern":[143],"communication":[144],"systems.":[145]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-24T00:00:00"}