{"id":"https://openalex.org/W2041884833","doi":"https://doi.org/10.1155/asp/2006/52919","title":"FPGA Implementation of an MUD Based on Cascade Filters for a WCDMA System","display_name":"FPGA Implementation of an MUD Based on Cascade Filters for a WCDMA System","publication_year":2006,"publication_date":"2006-03-08","ids":{"openalex":"https://openalex.org/W2041884833","doi":"https://doi.org/10.1155/asp/2006/52919","mag":"2041884833"},"language":"en","primary_location":{"id":"doi:10.1155/asp/2006/52919","is_oa":true,"landing_page_url":"https://doi.org/10.1155/asp/2006/52919","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/ASP/2006/52919","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/ASP/2006/52919","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019354113","display_name":"Quoc-Thai Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Quoc-Thai Ho","raw_affiliation_strings":["Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, 3351 Boulevard des Forges, C.P. 500, G9A 5H7, Trois-Rivi\u00e8res, QC, Canada","Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, Boulevard des Forges, Trois-Rivi&# "],"affiliations":[{"raw_affiliation_string":"Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, 3351 Boulevard des Forges, C.P. 500, G9A 5H7, Trois-Rivi\u00e8res, QC, Canada","institution_ids":["https://openalex.org/I63341726"]},{"raw_affiliation_string":"Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, Boulevard des Forges, Trois-Rivi&# ","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012046735","display_name":"Daniel Massicotte","orcid":"https://orcid.org/0000-0002-7807-7919"},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Daniel Massicotte","raw_affiliation_strings":["Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, 3351 Boulevard des Forges, C.P. 500, G9A 5H7, Trois-Rivi\u00e8res, QC, Canada","Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, Boulevard des Forges, Trois-Rivi&# "],"affiliations":[{"raw_affiliation_string":"Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, 3351 Boulevard des Forges, C.P. 500, G9A 5H7, Trois-Rivi\u00e8res, QC, Canada","institution_ids":["https://openalex.org/I63341726"]},{"raw_affiliation_string":"Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, Boulevard des Forges, Trois-Rivi&# ","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110242012","display_name":"Adel-Omar Dahmane","orcid":null},"institutions":[{"id":"https://openalex.org/I63341726","display_name":"Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res","ror":"https://ror.org/02xrw9r68","country_code":"CA","type":"education","lineage":["https://openalex.org/I49663120","https://openalex.org/I63341726"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Adel-Omar Dahmane","raw_affiliation_strings":["Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, 3351 Boulevard des Forges, C.P. 500, G9A 5H7, Trois-Rivi\u00e8res, QC, Canada","Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, Boulevard des Forges, Trois-Rivi&# "],"affiliations":[{"raw_affiliation_string":"Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, 3351 Boulevard des Forges, C.P. 500, G9A 5H7, Trois-Rivi\u00e8res, QC, Canada","institution_ids":["https://openalex.org/I63341726"]},{"raw_affiliation_string":"Laboratory of Signal and System Integration (LSSI), Department of Electrical and Computer Engineering, Universit\u00e9 du Qu\u00e9bec \u00e0 Trois-Rivi\u00e8res, Boulevard des Forges, Trois-Rivi&# ","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019354113"],"corresponding_institution_ids":["https://openalex.org/I63341726"],"apc_list":{"value":1140,"currency":"GBP","value_usd":1398},"apc_paid":{"value":1140,"currency":"GBP","value_usd":1398},"fwci":1.5967,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8503552,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2006","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.834141731262207},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7575414776802063},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.742943286895752},{"id":"https://openalex.org/keywords/umts-frequency-bands","display_name":"UMTS frequency bands","score":0.6332966089248657},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6200335621833801},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.53741055727005},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.43250948190689087},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4218202233314514},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4117697477340698},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14171433448791504}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.834141731262207},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7575414776802063},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.742943286895752},{"id":"https://openalex.org/C101618186","wikidata":"https://www.wikidata.org/wiki/Q3633928","display_name":"UMTS frequency bands","level":2,"score":0.6332966089248657},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6200335621833801},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.53741055727005},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.43250948190689087},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4218202233314514},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4117697477340698},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14171433448791504}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/asp/2006/52919","is_oa":true,"landing_page_url":"https://doi.org/10.1155/asp/2006/52919","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/ASP/2006/52919","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/asp/2006/52919","is_oa":true,"landing_page_url":"https://doi.org/10.1155/asp/2006/52919","pdf_url":"https://asp-eurasipjournals.springeropen.com/counter/pdf/10.1155/ASP/2006/52919","source":{"id":"https://openalex.org/S35920007","display_name":"EURASIP Journal on Advances in Signal Processing","issn_l":"1687-6172","issn":["1687-6172","1687-6180"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319900","host_organization_name":"Springer Science+Business Media","host_organization_lineage":["https://openalex.org/P4310319900","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Science+Business Media","Springer Nature"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Advances in Signal Processing","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2165548363","display_name":null,"funder_award_id":"Canada","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"},{"id":"https://openalex.org/G8284766523","display_name":null,"funder_award_id":"(NSERC)","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2041884833.pdf","grobid_xml":"https://content.openalex.org/works/W2041884833.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W145343936","https://openalex.org/W1485180538","https://openalex.org/W1485899467","https://openalex.org/W1539905761","https://openalex.org/W1601541039","https://openalex.org/W1762563336","https://openalex.org/W1764450500","https://openalex.org/W2006599957","https://openalex.org/W2014325677","https://openalex.org/W2033308830","https://openalex.org/W2099541218","https://openalex.org/W2111655426","https://openalex.org/W2129183345","https://openalex.org/W2134431205","https://openalex.org/W2253697968","https://openalex.org/W2266946488","https://openalex.org/W2912369344","https://openalex.org/W3215393340","https://openalex.org/W4233639705"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2085828379","https://openalex.org/W1976012348","https://openalex.org/W2271847574"],"abstract_inverted_index":{"The":[0,23,56,79,91,129],"VLSI":[1],"architecture":[2,58,74,81,108],"targeted":[3,130],"on":[4,11,32,38,60],"FPGAs":[5],"of":[6,14,46,53,64,70,99,101,126,139],"a":[7,12,39,61,67],"multiuser":[8],"detector":[9],"based":[10,59],"cascade":[13],"adaptive":[15],"filters":[16],"for":[17],"asynchronous":[18],"WCDMA":[19,103],"systems":[20],"is":[21,25,94],"presented.":[22],"algorithm":[24],"briefly":[26],"described.":[27],"This":[28,106],"paper":[29],"focuses":[30,37],"mainly":[31],"real-time":[33],"implementation.":[34],"Also,":[35],"it":[36],"design":[40],"methodology":[41],"exploiting":[42,72],"the":[43,51,76,97,123],"modern":[44],"technology":[45],"programmable":[47],"logic":[48],"and":[49,66,135],"overcoming":[50],"limitations":[52],"commercial":[54],"tools.":[55],"dedicated":[57,107],"regular":[62],"structure":[63,69],"processors":[65],"special":[68],"memory":[71],"FPGA":[73,131],"maximizes":[75],"processing":[77,118],"rate.":[78],"proposed":[80],"was":[82],"validated":[83],"using":[84],"synthesized":[85],"data":[86,104],"in":[87,122],"UMTS":[88,127],"communication":[89],"scenarios.":[90],"performance":[92],"goal":[93],"to":[95],"maximize":[96],"number":[98],"users":[100],"different":[102],"traffics.":[105],"can":[109],"be":[110],"used":[111],"as":[112],"an":[113,119],"intellectual":[114],"property":[115],"(IP)":[116],"core":[117],"MUD":[120],"function":[121],"system-on-programmable-chip":[124],"(SOPC)":[125],"systems.":[128],"components":[132],"are":[133],"Virtex-II":[134,136],"Pro":[137],"families":[138],"Xilinx.":[140]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}