{"id":"https://openalex.org/W3041136637","doi":"https://doi.org/10.1155/2020/8108591","title":"Design of Low-Power Structural FIR Filter Using Data-Driven Clock Gating and Multibit Flip-Flops","display_name":"Design of Low-Power Structural FIR Filter Using Data-Driven Clock Gating and Multibit Flip-Flops","publication_year":2020,"publication_date":"2020-07-10","ids":{"openalex":"https://openalex.org/W3041136637","doi":"https://doi.org/10.1155/2020/8108591","mag":"3041136637"},"language":"en","primary_location":{"id":"doi:10.1155/2020/8108591","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2020/8108591","pdf_url":"https://downloads.hindawi.com/journals/jece/2020/8108591.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/journals/jece/2020/8108591.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014665908","display_name":"Lamjed Touil","orcid":"https://orcid.org/0000-0001-5676-8404"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Lamjed Touil","raw_affiliation_strings":["Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia"],"raw_orcid":"https://orcid.org/0000-0001-5676-8404","affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102960435","display_name":"Abdelaziz Hamdi","orcid":"https://orcid.org/0000-0002-7058-4182"},"institutions":[{"id":"https://openalex.org/I8636806","display_name":"University of Sousse","ror":"https://ror.org/00dmpgj58","country_code":"TN","type":"education","lineage":["https://openalex.org/I8636806"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Abdelaziz Hamdi","raw_affiliation_strings":["Prince Research Laboratory, ISITC, University of Sousse, Sousse, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Prince Research Laboratory, ISITC, University of Sousse, Sousse, Tunisia","institution_ids":["https://openalex.org/I8636806"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022847906","display_name":"Ismail Gassoumi","orcid":"https://orcid.org/0000-0001-7133-9050"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":true,"raw_author_name":"Ismail Gassoumi","raw_affiliation_strings":["Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia"],"raw_orcid":"https://orcid.org/0000-0001-7133-9050","affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070390073","display_name":"Abdellatif Mtibaa","orcid":"https://orcid.org/0000-0001-5180-9975"},"institutions":[{"id":"https://openalex.org/I166928557","display_name":"University of Monastir","ror":"https://ror.org/00nhtcg76","country_code":"TN","type":"education","lineage":["https://openalex.org/I166928557"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Abdellatif Mtibaa","raw_affiliation_strings":["Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Microelectronics, University of Monastir, Monastir, Tunisia","institution_ids":["https://openalex.org/I166928557"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5022847906"],"corresponding_institution_ids":["https://openalex.org/I166928557"],"apc_list":{"value":925,"currency":"USD","value_usd":925},"apc_paid":{"value":925,"currency":"USD","value_usd":925},"fwci":4.0639,"has_fulltext":true,"cited_by_count":23,"citation_normalized_percentile":{"value":0.94585902,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"2020","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7785799503326416},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.7471746206283569},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.669568657875061},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6297281384468079},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.48830175399780273},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.4606288969516754},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.447043240070343},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4377998113632202},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43637341260910034},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43097227811813354},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4146631956100464},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.30263397097587585},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2438509166240692},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1655380129814148},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.13270515203475952},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1114254891872406}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7785799503326416},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.7471746206283569},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.669568657875061},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6297281384468079},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.48830175399780273},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.4606288969516754},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.447043240070343},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4377998113632202},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43637341260910034},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43097227811813354},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4146631956100464},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.30263397097587585},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2438509166240692},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1655380129814148},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.13270515203475952},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1114254891872406},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2020/8108591","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2020/8108591","pdf_url":"https://downloads.hindawi.com/journals/jece/2020/8108591.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:4ed1daeb5dff40d28398c1d186458a84","is_oa":true,"landing_page_url":"https://doaj.org/article/4ed1daeb5dff40d28398c1d186458a84","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2020 (2020)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2020/8108591","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2020/8108591","pdf_url":"https://downloads.hindawi.com/journals/jece/2020/8108591.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3041136637.pdf","grobid_xml":"https://content.openalex.org/works/W3041136637.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W889885614","https://openalex.org/W1501559629","https://openalex.org/W1978190856","https://openalex.org/W1992084825","https://openalex.org/W2000336625","https://openalex.org/W2048903680","https://openalex.org/W2073039296","https://openalex.org/W2099780607","https://openalex.org/W2118331018","https://openalex.org/W2118949348","https://openalex.org/W2123654501","https://openalex.org/W2125918817","https://openalex.org/W2131620964","https://openalex.org/W2132723358","https://openalex.org/W2145979813","https://openalex.org/W2151415616","https://openalex.org/W2157588844","https://openalex.org/W2255759001","https://openalex.org/W2526948929"],"related_works":["https://openalex.org/W1902114972","https://openalex.org/W126808228","https://openalex.org/W2123335173","https://openalex.org/W1575793793","https://openalex.org/W2092651031","https://openalex.org/W1505918581","https://openalex.org/W2046083070","https://openalex.org/W2379702749","https://openalex.org/W2031512523","https://openalex.org/W1482378633"],"abstract_inverted_index":{"Optimization":[0],"for":[1],"power":[2,53,89,108],"is":[3,26],"one":[4,30],"of":[5,31,36,42,55,80,91],"the":[6,32,52,56,92,100,115],"most":[7,33],"important":[8],"design":[9,69],"objectives":[10],"in":[11],"modern":[12],"digital":[13,19],"signal":[14],"processing":[15],"(DSP)":[16],"applications.":[17],"The":[18,78,95],"finite":[20],"duration":[21],"impulse":[22],"response":[23],"(FIR)":[24],"filter":[25,103],"considered":[27],"to":[28,112],"be":[29],"essential":[34],"components":[35],"DSP,":[37],"and":[38,62,74,106],"consequently":[39],"a":[40,84],"number":[41],"extensive":[43],"works":[44],"had":[45],"been":[46],"carried":[47],"out":[48],"by":[49],"researchers":[50],"on":[51],"optimization":[54],"filters.":[57],"Data-driven":[58],"clock":[59],"gating":[60],"(DDCG)":[61],"multibit":[63],"flip-flops":[64],"(MBFFs)":[65],"are":[66,72],"two":[67],"low-power":[68],"methods":[70,82],"that":[71,99,113],"used":[73],"often":[75],"treated":[76],"separately.":[77],"combination":[79],"these":[81],"into":[83],"single":[85],"algorithm":[86],"enables":[87],"further":[88],"saving":[90],"FIR":[93,102],"filter.":[94],"experimental":[96],"results":[97],"show":[98],"proposed":[101],"achieves":[104],"25%":[105],"22%":[107],"consumption":[109],"reduction":[110],"compared":[111],"using":[114],"conventional":[116],"design.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}