{"id":"https://openalex.org/W2810814866","doi":"https://doi.org/10.1155/2018/8024168","title":"Improved Design of Bit Synchronization Clock Extraction in Digital Communication System","display_name":"Improved Design of Bit Synchronization Clock Extraction in Digital Communication System","publication_year":2018,"publication_date":"2018-07-02","ids":{"openalex":"https://openalex.org/W2810814866","doi":"https://doi.org/10.1155/2018/8024168","mag":"2810814866"},"language":"en","primary_location":{"id":"doi:10.1155/2018/8024168","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2018/8024168","pdf_url":"https://downloads.hindawi.com/journals/jece/2018/8024168.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/journals/jece/2018/8024168.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059906501","display_name":"Huimin Duan","orcid":"https://orcid.org/0000-0002-1628-0014"},"institutions":[{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Huimin Duan","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Hefei University, Hefei, China"],"raw_orcid":"https://orcid.org/0000-0002-1628-0014","affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Hefei University, Hefei, China","institution_ids":["https://openalex.org/I39774598"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hui Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Huang","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Hefei University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Hefei University, Hefei, China","institution_ids":["https://openalex.org/I39774598"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101603862","display_name":"Cuihua Li","orcid":"https://orcid.org/0000-0003-0630-5668"},"institutions":[{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cuihua Li","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Hefei University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Hefei University, Hefei, China","institution_ids":["https://openalex.org/I39774598"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5059906501"],"corresponding_institution_ids":["https://openalex.org/I39774598"],"apc_list":{"value":925,"currency":"USD","value_usd":925},"apc_paid":{"value":925,"currency":"USD","value_usd":925},"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.05649328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"2018","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8598232269287109},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7110097408294678},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6713142395019531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6369802951812744},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5181885361671448},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5178933143615723},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5000917911529541},{"id":"https://openalex.org/keywords/self-clocking-signal","display_name":"Self-clocking signal","score":0.49271801114082336},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4854884445667267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48063817620277405},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.47084566950798035},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4420577883720398},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.42131349444389343},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4123968183994293},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3201463222503662},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2476089894771576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21967819333076477},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12022104859352112},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08543068170547485}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8598232269287109},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7110097408294678},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6713142395019531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6369802951812744},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5181885361671448},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5178933143615723},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5000917911529541},{"id":"https://openalex.org/C171051901","wikidata":"https://www.wikidata.org/wiki/Q2389679","display_name":"Self-clocking signal","level":5,"score":0.49271801114082336},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4854884445667267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48063817620277405},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.47084566950798035},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4420577883720398},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.42131349444389343},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4123968183994293},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3201463222503662},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2476089894771576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21967819333076477},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12022104859352112},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08543068170547485},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2018/8024168","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2018/8024168","pdf_url":"https://downloads.hindawi.com/journals/jece/2018/8024168.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:57492e54623d4fd086adaf9a8d0df57e","is_oa":true,"landing_page_url":"https://doaj.org/article/57492e54623d4fd086adaf9a8d0df57e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2018 (2018)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2018/8024168","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2018/8024168","pdf_url":"https://downloads.hindawi.com/journals/jece/2018/8024168.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1137106499","display_name":null,"funder_award_id":"KJ2017A532","funder_id":"https://openalex.org/F4320333879","funder_display_name":"Anhui Provincial Quality Engineering Project"},{"id":"https://openalex.org/G1975996272","display_name":null,"funder_award_id":"2015mooc075","funder_id":"https://openalex.org/F4320333879","funder_display_name":"Anhui Provincial Quality Engineering Project"},{"id":"https://openalex.org/G3576951124","display_name":null,"funder_award_id":"gxfxzd2016223","funder_id":"https://openalex.org/F4320333879","funder_display_name":"Anhui Provincial Quality Engineering Project"}],"funders":[{"id":"https://openalex.org/F4320333879","display_name":"Anhui Provincial Quality Engineering Project","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2810814866.pdf","grobid_xml":"https://content.openalex.org/works/W2810814866.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1946289610","https://openalex.org/W1953278414","https://openalex.org/W2143993933","https://openalex.org/W2253994013","https://openalex.org/W2270351880","https://openalex.org/W2299244345","https://openalex.org/W2325823714","https://openalex.org/W2460589855","https://openalex.org/W2591505672","https://openalex.org/W2623227797","https://openalex.org/W2735750152","https://openalex.org/W3102109274","https://openalex.org/W4240992403"],"related_works":["https://openalex.org/W2377322309","https://openalex.org/W2147289961","https://openalex.org/W2019391412","https://openalex.org/W4364323041","https://openalex.org/W2477293327","https://openalex.org/W2376911584","https://openalex.org/W2784320376","https://openalex.org/W2132322111","https://openalex.org/W3107389033","https://openalex.org/W2092521034"],"abstract_inverted_index":{"An":[0],"improved":[1,96],"method":[2],"is":[3,72],"proposed":[4],"in":[5,23],"this":[6],"design":[7,71],"to":[8,59],"reduce":[9],"the":[10,14,17,38,42,44,49,60,64,67,85,95,99,107,112,117,123,127],"phase":[11,21,39,45,50,65,108],"jitter":[12,22,109],"after":[13],"synchronization":[15,26,124],"or":[16],"random":[18],"noise":[19],"induced":[20],"a":[24,32],"bit":[25,103],"clock":[27],"extraction":[28,101],"circuit.":[29],"By":[30],"using":[31,75],"newly":[33],"added":[34],"digital":[35,128],"filter":[36],"between":[37],"detector":[40,51],"and":[41,54,78,83,116,121],"controller,":[43],"difference":[46],"pulses":[47],"from":[48],"are":[52],"counted":[53],"processed,":[55],"before":[56],"being":[57],"transmitted":[58],"controller":[61],"for":[62],"adjusting":[63],"of":[66,102,119,126],"output":[68],"clock.":[69],"The":[70,91],"completed":[73],"by":[74],"FPGA":[76],"chip":[77],"VHDL":[79],"hardware":[80],"description":[81],"language":[82],"performs":[84,98],"simulation":[86],"verification":[87],"on":[88],"Quartus":[89],"II.":[90],"results":[92],"show":[93],"that":[94],"system":[97,113],"accurate":[100],"synchronized":[104],"clock,":[105],"reduces":[106],"problem,":[110],"improves":[111],"running":[114],"efficiency":[115],"ability":[118],"anti-interference,":[120],"guarantees":[122],"performance":[125],"communication":[129],"system.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}