{"id":"https://openalex.org/W2880976528","doi":"https://doi.org/10.1155/2018/3276159","title":"Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions","display_name":"Modelling and Assertion-Based Verification of Run-Time Reconfigurable Designs Using Functional Programming Abstractions","publication_year":2018,"publication_date":"2018-07-10","ids":{"openalex":"https://openalex.org/W2880976528","doi":"https://doi.org/10.1155/2018/3276159","mag":"2880976528"},"language":"en","primary_location":{"id":"doi:10.1155/2018/3276159","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2018/3276159","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2018/3276159.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://downloads.hindawi.com/journals/ijrc/2018/3276159.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080887616","display_name":"Bahram N. Uchevler","orcid":null},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Bahram N. Uchevler","raw_affiliation_strings":["Department of Electronics and Telecommunication, Norwegian University of Science and Technology, Norway"],"raw_orcid":"https://orcid.org/0000-0002-8724-3579","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication, Norwegian University of Science and Technology, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089774784","display_name":"Kjetil Svarstad","orcid":"https://orcid.org/0000-0001-5865-9498"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Kjetil Svarstad","raw_affiliation_strings":["Department of Electronics and Telecommunication, Norwegian University of Science and Technology, Norway"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication, Norwegian University of Science and Technology, Norway","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080887616"],"corresponding_institution_ids":["https://openalex.org/I204778367"],"apc_list":{"value":900,"currency":"USD","value_usd":900},"apc_paid":{"value":900,"currency":"USD","value_usd":900},"fwci":0.7123,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70279317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"2018","issue":null,"first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8284808397293091},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6908019185066223},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.5596670508384705},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5542327165603638},{"id":"https://openalex.org/keywords/haskell","display_name":"Haskell","score":0.5288834571838379},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5159912109375},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5108901858329773},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4959920346736908},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4877029359340668},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.4738842844963074},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4449133276939392},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4147682785987854},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3954154849052429},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.38005900382995605},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37248069047927856},{"id":"https://openalex.org/keywords/functional-programming","display_name":"Functional programming","score":0.2741919159889221},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24901363253593445},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.12323850393295288}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8284808397293091},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6908019185066223},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.5596670508384705},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5542327165603638},{"id":"https://openalex.org/C2780624054","wikidata":"https://www.wikidata.org/wiki/Q34010","display_name":"Haskell","level":3,"score":0.5288834571838379},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5159912109375},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5108901858329773},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4959920346736908},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4877029359340668},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.4738842844963074},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4449133276939392},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4147682785987854},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3954154849052429},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.38005900382995605},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37248069047927856},{"id":"https://openalex.org/C42383842","wikidata":"https://www.wikidata.org/wiki/Q193076","display_name":"Functional programming","level":2,"score":0.2741919159889221},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24901363253593445},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.12323850393295288},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/2018/3276159","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2018/3276159","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2018/3276159.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},{"id":"pmh:oai:brage.bibsys.no:11250/2507874","is_oa":true,"landing_page_url":"http://hdl.handle.net/11250/2507874","pdf_url":null,"source":{"id":"https://openalex.org/S4306401716","display_name":"Duo Research Archive (University of Oslo)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I184942183","host_organization_name":"University of Oslo","host_organization_lineage":["https://openalex.org/I184942183"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"25","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:53c1d6dc482049869ab992a1b870e637","is_oa":true,"landing_page_url":"https://doaj.org/article/53c1d6dc482049869ab992a1b870e637","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, Vol 2018 (2018)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2018/3276159","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2018/3276159","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2018/3276159.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321015","display_name":"University of Twente","ror":"https://ror.org/006hf6230"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2880976528.pdf","grobid_xml":"https://content.openalex.org/works/W2880976528.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1555859305","https://openalex.org/W1784615863","https://openalex.org/W1992364842","https://openalex.org/W2095717273","https://openalex.org/W2098394034","https://openalex.org/W2104663035","https://openalex.org/W2148197902","https://openalex.org/W2491385276","https://openalex.org/W2492351225"],"related_works":["https://openalex.org/W2896754674","https://openalex.org/W2890757532","https://openalex.org/W2155173652","https://openalex.org/W1837928792","https://openalex.org/W176551009","https://openalex.org/W2559043217","https://openalex.org/W1585773602","https://openalex.org/W2116002481","https://openalex.org/W2185653804","https://openalex.org/W2770000825"],"abstract_inverted_index":{"With":[0],"the":[1,32,35,39,43,54,91,134,141,145,174,179,188,205],"increasing":[2],"design":[3,62,146],"and":[4,7,46,63,111,164],"production":[5],"costs":[6],"long":[8],"time-to-market":[9],"for":[10,53,67,172],"Application":[11],"Specific":[12],"Integrated":[13],"Circuits":[14],"(ASICs),":[15],"implementing":[16],"digital":[17],"circuits":[18,176,181],"on":[19,120,200],"reconfigurable":[20,29,86,122,185],"hardware":[21,30,44,87],"is":[22,88,131,138,170,194],"becoming":[23],"a":[24,48,57,183,201],"more":[25],"common":[26],"practice.":[27],"A":[28,60,167],"combines":[31],"flexibility":[33],"of":[34,42,76,99,105,144,155],"software":[36],"domain":[37,45],"with":[38,56],"high":[40,103],"performance":[41],"provides":[47],"flexible":[49],"life":[50],"cycle":[51],"management":[52],"product":[55],"lower":[58],"cost.":[59],"complete":[61],"assertion-based":[64],"verification":[65,129,135,159,180],"flow":[66,96,193],"Run-Time":[68],"Reconfigurable":[69],"(RTR)":[70],"designs":[71,101,156,199],"using":[72,108,197],"functional":[73],"programming":[74],"abstractions":[75],"Haskell":[77],"are":[78],"proposed":[79,95,171,192],"in":[80,83,102,113,140,157,182,187],"this":[81],"article,":[82],"which":[84,137],"partially":[85,121],"used":[89,132,151],"as":[90,115,117,133,162,204],"implementation":[92,119,207],"platform.":[93,208],"The":[94,191],"includes":[97],"modelling":[98],"RTR":[100],"levels":[104],"abstraction":[106],"by":[107,196],"higher-order":[109],"functions":[110],"polymorphism":[112],"Haskell,":[114],"well":[116],"their":[118],"Field":[123],"Programmable":[124],"Gate":[125],"Arrays":[126],"(FPGAs).":[127],"Assertion-based":[128],"(ABV)":[130],"approach":[136],"integrated":[139],"early":[142],"stages":[143],"flow.":[147],"Assertions":[148],"can":[149],"be":[150],"to":[152,177],"verify":[153],"specifications":[154],"different":[158],"methods":[160],"such":[161],"simulation-based":[163],"formal":[165],"verification.":[166],"partitioning":[168],"algorithm":[169],"clustering":[173],"assertion-checker":[175],"implement":[178],"limited":[184],"area":[186],"target":[189],"FPGA.":[190],"evaluated":[195],"example":[198],"Zynq":[202],"FPGA":[203],"hardware/software":[206]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}