{"id":"https://openalex.org/W2775681631","doi":"https://doi.org/10.1155/2017/9427678","title":"A Framework for Scalable TSV Assignment and Selection in Three-Dimensional Networks-on-Chips","display_name":"A Framework for Scalable TSV Assignment and Selection in Three-Dimensional Networks-on-Chips","publication_year":2017,"publication_date":"2017-12-11","ids":{"openalex":"https://openalex.org/W2775681631","doi":"https://doi.org/10.1155/2017/9427678","mag":"2775681631"},"language":"en","primary_location":{"id":"doi:10.1155/2017/9427678","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/9427678","pdf_url":"http://downloads.hindawi.com/archive/2017/9427678.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"http://downloads.hindawi.com/archive/2017/9427678.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050146701","display_name":"Amir Charif","orcid":"https://orcid.org/0000-0002-4032-6422"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Amir Charif","raw_affiliation_strings":["CNRS, TIMA, 38000 Grenoble, France","TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France"],"raw_orcid":"https://orcid.org/0000-0002-4032-6422","affiliations":[{"raw_affiliation_string":"CNRS, TIMA, 38000 Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032067628","display_name":"Alexandre Coelho","orcid":"https://orcid.org/0000-0001-8715-849X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alexandre Coelho","raw_affiliation_strings":["CNRS, TIMA, 38000 Grenoble, France","TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, 38000 Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109240766","display_name":"Nacer-Eddine Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nacer-Eddine Zergainoh","raw_affiliation_strings":["CNRS, TIMA, 38000 Grenoble, France","TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, 38000 Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039513293","display_name":"M. Nicolaidis","orcid":"https://orcid.org/0000-0003-1091-9339"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michael Nicolaidis","raw_affiliation_strings":["CNRS, TIMA, 38000 Grenoble, France","TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, 38000 Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Universit\u00e9 Grenoble Alpes, 38000 Grenoble, France","institution_ids":["https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5050146701"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I899635006"],"apc_list":null,"apc_paid":null,"fwci":0.439,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.69623549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2017","issue":null,"first_page":"1","last_page":"15"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7820234298706055},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7372695803642273},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6941801905632019},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6909430623054504},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6158148646354675},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5682193040847778},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.566361665725708},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5509653091430664},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.5468591451644897},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5355380177497864},{"id":"https://openalex.org/keywords/elevator","display_name":"Elevator","score":0.4811233580112457},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.39151453971862793},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1901189088821411}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7820234298706055},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7372695803642273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6941801905632019},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6909430623054504},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6158148646354675},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5682193040847778},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.566361665725708},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5509653091430664},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.5468591451644897},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5355380177497864},{"id":"https://openalex.org/C147021018","wikidata":"https://www.wikidata.org/wiki/Q252451","display_name":"Elevator","level":2,"score":0.4811233580112457},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.39151453971862793},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1901189088821411},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/2017/9427678","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/9427678","pdf_url":"http://downloads.hindawi.com/archive/2017/9427678.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01744823v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01744823","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of VLSI Design, 2017, ⟨10.1155/2017/9427678⟩","raw_type":"Journal articles"},{"id":"pmh:oai:doaj.org/article:6dc3eea78f5f4d288af6946b9f52c788","is_oa":false,"landing_page_url":"https://doaj.org/article/6dc3eea78f5f4d288af6946b9f52c788","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 2017 (2017)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2017/9427678","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/9427678","pdf_url":"http://downloads.hindawi.com/archive/2017/9427678.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2775681631.pdf","grobid_xml":"https://content.openalex.org/works/W2775681631.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1952931066","https://openalex.org/W2009595778","https://openalex.org/W2023264348","https://openalex.org/W2037126082","https://openalex.org/W2125449125","https://openalex.org/W2130183852","https://openalex.org/W2132321891","https://openalex.org/W2159218826","https://openalex.org/W2324431032","https://openalex.org/W3140062895","https://openalex.org/W4244048786","https://openalex.org/W4245160202"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2091258882","https://openalex.org/W2013729863","https://openalex.org/W2510977931"],"abstract_inverted_index":{"3D":[0],"integration":[1],"can":[2],"greatly":[3],"benefit":[4],"future":[5],"many-cores":[6],"by":[7,150],"enabling":[8],"low-latency":[9],"three-dimensional":[10],"Network-on-Chip":[11],"(3D-NoC)":[12],"topologies.":[13],"However,":[14],"due":[15],"to":[16,32,63,82,85,126,140,143,152],"high":[17],"cost,":[18],"low":[19],"yield,":[20],"and":[21,52,75,130,156,164,175],"frequent":[22],"failures":[23],"of":[24,49,57,78,103,114,158,171],"Through-Silicon":[25],"Via":[26],"(TSV),":[27],"3D-NoCs":[28],"are":[29,108,148],"most":[30],"likely":[31],"include":[33],"only":[34],"a":[35,61,100,115,131],"few":[36],"vertical":[37,69],"connections,":[38,70],"resulting":[39],"in":[40,47,80],"incomplete":[41],"topologies":[42],"that":[43,67],"pose":[44],"new":[45],"challenges":[46],"terms":[48],"deadlock-free":[50],"routing":[51,132],"TSV":[53,96],"assignment.":[54],"The":[55],"routers":[56],"such":[58],"networks":[59],"require":[60],"way":[62],"locate":[64,127],"the":[65,123,128,154,169,172],"nodes":[66],"have":[68],"commonly":[71],"known":[72],"as":[73],"elevators,":[74,129],"select":[76],"one":[77],"them":[79],"order":[81],"be":[83],"able":[84],"reach":[86],"other":[87],"layers":[88],"when":[89],"necessary.":[90],"In":[91],"this":[92,136],"paper,":[93],"several":[94],"alternative":[95],"selection":[97],"strategies":[98],"requiring":[99],"constant":[101],"amount":[102],"configurable":[104],"bits":[105],"per":[106],"router":[107,121],"introduced.":[109],"Each":[110],"proposed":[111,173],"solution":[112,160],"consists":[113],"configuration":[116],"algorithm,":[117,133],"which":[118,134],"provides":[119],"each":[120,159],"with":[122],"necessary":[124],"information":[125,137],"uses":[135],"at":[138],"runtime":[139],"route":[141],"packets":[142],"an":[144],"elevator.":[145],"Our":[146],"algorithms":[147],"compared":[149],"simulation":[151],"highlight":[153],"advantages":[155],"disadvantages":[157],"under":[161],"various":[162],"scenarios,":[163],"hardware":[165],"synthesis":[166],"results":[167],"demonstrate":[168],"scalability":[170],"approach":[174],"its":[176],"suitability":[177],"for":[178],"cost-oriented":[179],"designs.":[180]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2017-12-22T00:00:00"}