{"id":"https://openalex.org/W2605343077","doi":"https://doi.org/10.1155/2017/8207104","title":"On Improving the Performance of Dynamic DCVSL Circuits","display_name":"On Improving the Performance of Dynamic DCVSL Circuits","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2605343077","doi":"https://doi.org/10.1155/2017/8207104","mag":"2605343077"},"language":"en","primary_location":{"id":"doi:10.1155/2017/8207104","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/8207104","pdf_url":"http://downloads.hindawi.com/journals/jece/2017/8207104.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://downloads.hindawi.com/journals/jece/2017/8207104.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057290215","display_name":"Pratibha Bajpai","orcid":null},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pratibha Bajpai","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-2911-7061","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082620922","display_name":"Kirti Gupta","orcid":"https://orcid.org/0000-0003-0565-0654"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-0565-0654","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019837261","display_name":"Shrey Bagga","orcid":"https://orcid.org/0000-0002-9218-8340"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shrey Bagga","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0002-9218-8340","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025671561","display_name":"Jeebananda Panda","orcid":"https://orcid.org/0000-0002-5325-320X"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jeebananda Panda","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0002-5325-320X","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5022476734"],"corresponding_institution_ids":["https://openalex.org/I863896202"],"apc_list":{"value":1400,"currency":"USD","value_usd":1400},"apc_paid":{"value":1400,"currency":"USD","value_usd":1400},"fwci":0.1461,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.48910214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"2017","issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.8699511885643005},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6842184662818909},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6171925067901611},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5861849188804626},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.5154567360877991},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48828625679016113},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4806308150291443},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4796998202800751},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47486352920532227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4575461745262146},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.44917863607406616},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4253352880477905},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4240262508392334},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.41810864210128784},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3650043308734894},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34589868783950806},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.33617928624153137},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1421910524368286},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13789543509483337}],"concepts":[{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.8699511885643005},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6842184662818909},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6171925067901611},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5861849188804626},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.5154567360877991},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48828625679016113},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4806308150291443},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4796998202800751},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47486352920532227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4575461745262146},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.44917863607406616},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4253352880477905},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4240262508392334},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.41810864210128784},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3650043308734894},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34589868783950806},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33617928624153137},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1421910524368286},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13789543509483337},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2017/8207104","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/8207104","pdf_url":"http://downloads.hindawi.com/journals/jece/2017/8207104.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:87671020fa8d4a03bf5316fddc82b381","is_oa":true,"landing_page_url":"https://doaj.org/article/87671020fa8d4a03bf5316fddc82b381","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2017 (2017)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2017/8207104","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/8207104","pdf_url":"http://downloads.hindawi.com/journals/jece/2017/8207104.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2605343077.pdf","grobid_xml":"https://content.openalex.org/works/W2605343077.grobid-xml"},"referenced_works_count":6,"referenced_works":["https://openalex.org/W1972013943","https://openalex.org/W2043128052","https://openalex.org/W2095859979","https://openalex.org/W2100280798","https://openalex.org/W2128170331","https://openalex.org/W2331336429"],"related_works":["https://openalex.org/W2138628085","https://openalex.org/W2778421845","https://openalex.org/W2080128594","https://openalex.org/W3166523576","https://openalex.org/W2148047679","https://openalex.org/W3150451743","https://openalex.org/W2101695770","https://openalex.org/W4293690685","https://openalex.org/W2800286366","https://openalex.org/W2605343077"],"abstract_inverted_index":{"This":[0],"contribution":[1],"aims":[2],"at":[3],"improving":[4],"the":[5,29,40,61,68,85,88,94,119,123,128,154,170,182,186,196,205,212],"performance":[6],"of":[7,83,93,118,160,172],"Dynamic":[8,17],"Differential":[9,18],"Cascode":[10,19],"Voltage":[11,20],"Switch":[12,21],"Logic":[13,22],"(Dy-DCVSL)":[14],"and":[15,24,44,75,87,113],"Enhanced":[16],"(EDCVSL)":[23],"suggests":[25],"three":[26],"architectures":[27,96],"for":[28,130],"same.":[30],"The":[31,77,91,116,150],"first":[32,86,124,213],"architecture":[33,63,80,125,156,188],"uses":[34],"transmission":[35],"gates":[36,120,139,151,183],"(TG)":[37],"to":[38,142,195,203],"reduce":[39],"logic":[41],"tree":[42],"depth":[43],"width,":[45],"which":[46],"results":[47],"in":[48,57,73,174],"speed":[49,207],"improvement.":[50],"As":[51],"leakage":[52,69,162,175,191],"is":[53,64,134,167],"a":[54,158],"dominant":[55],"issue":[56],"lower":[58],"technology":[59,107,179],"nodes,":[60],"second":[62,89,155,197],"proposed":[65,79,95],"by":[66],"adapting":[67],"control":[70],"technique":[71],"(LECTOR)":[72],"Dy-DCVSL":[74,138],"EDCVSL.":[76],"third":[78,187],"combines":[81],"features":[82],"both":[84],"architectures.":[90],"operation":[92],"has":[97],"been":[98],"verified":[99],"through":[100],"extensive":[101],"simulations":[102],"with":[103,178,211],"different":[104,131],"CMOS":[105],"submicron":[106],"nodes":[108],"(90":[109],"nm,":[110,112],"65":[111],"45":[114],"nm).":[115],"delay":[117],"based":[121,152,184],"on":[122,153,185],"remains":[126],"almost":[127],"same":[129,206],"functionalities.":[132],"It":[133],"also":[135],"observed":[136,168],"that":[137,169],"are":[140,200],"1.6":[141],"1.4":[143],"times":[144],"faster":[145],"than":[146],"their":[147],"conventional":[148],"counterpart.":[149],"show":[157],"maximum":[159],"74.3%":[161],"power":[163,176,192],"reduction.":[164],"Also,":[165],"it":[166],"percentage":[171],"reduction":[173,193],"increases":[177],"scaling.":[180],"Lastly,":[181],"achieve":[189],"similar":[190],"values":[194],"one":[198],"but":[199],"not":[201],"able":[202],"exhibit":[204],"advantage":[208],"as":[209],"achieved":[210],"architecture.":[214]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}