{"id":"https://openalex.org/W2748292492","doi":"https://doi.org/10.1155/2017/5419767","title":"A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance","display_name":"A High-Level Synthesis Scheduling and Binding Heuristic for FPGA Fault Tolerance","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2748292492","doi":"https://doi.org/10.1155/2017/5419767","mag":"2748292492"},"language":"en","primary_location":{"id":"doi:10.1155/2017/5419767","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/5419767","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2017/5419767.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://downloads.hindawi.com/journals/ijrc/2017/5419767.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102848731","display_name":"David Wilson","orcid":"https://orcid.org/0000-0002-6118-1250"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Wilson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611, USA"],"raw_orcid":"https://orcid.org/0000-0002-6118-1250","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012196688","display_name":"Aniruddha Shastri","orcid":"https://orcid.org/0000-0002-0235-6380"},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aniruddha Shastri","raw_affiliation_strings":["National Instruments Corp., 11500 N Mopac Expwy, Austin, TX 78759, USA"],"raw_orcid":"https://orcid.org/0000-0002-0235-6380","affiliations":[{"raw_affiliation_string":"National Instruments Corp., 11500 N Mopac Expwy, Austin, TX 78759, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5102848731"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":{"value":900,"currency":"USD","value_usd":900},"apc_paid":{"value":900,"currency":"USD","value_usd":900},"fwci":0.2923,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.60132462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2017","issue":null,"first_page":"1","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.7895187735557556},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7816160917282104},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.693522572517395},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6923326849937439},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5443884134292603},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5330134034156799},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.48293396830558777},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4759935140609741},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.43402552604675293},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3834936022758484},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33914995193481445},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10275620222091675}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.7895187735557556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7816160917282104},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.693522572517395},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6923326849937439},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5443884134292603},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5330134034156799},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.48293396830558777},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4759935140609741},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.43402552604675293},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3834936022758484},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33914995193481445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10275620222091675},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2017/5419767","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/5419767","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2017/5419767.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:b1e9633a50b24e55bdc3794c3093831e","is_oa":true,"landing_page_url":"https://doaj.org/article/b1e9633a50b24e55bdc3794c3093831e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, Vol 2017 (2017)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2017/5419767","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2017/5419767","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2017/5419767.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1768413884","display_name":null,"funder_award_id":"IIP-1161022","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3425669830","display_name":null,"funder_award_id":"EEC-0642422","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5344181579","display_name":"NSF Center for High-Performance Reconfigurable Computing (CHREC) at Florida","funder_award_id":"0642422","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5577093953","display_name":"CAREER: Design Virtualization for Mainstream Programming of Reconfigurable Computers","funder_award_id":"1149285","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8144956161","display_name":"I/UCRC Phase II:  Renewal of CHREC Center at Florida and GWU","funder_award_id":"1161022","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2748292492.pdf","grobid_xml":"https://content.openalex.org/works/W2748292492.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W2061205755","https://openalex.org/W2082061787","https://openalex.org/W2088923464","https://openalex.org/W2093412576","https://openalex.org/W2093842169","https://openalex.org/W2130630455","https://openalex.org/W2131065168","https://openalex.org/W2134706312","https://openalex.org/W2151942105","https://openalex.org/W2151961246","https://openalex.org/W2171318521","https://openalex.org/W2461582450"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2000379092","https://openalex.org/W2770296460","https://openalex.org/W2153096481","https://openalex.org/W1836055744"],"abstract_inverted_index":{"Computing":[0],"systems":[1],"with":[2,146,172],"field-programmable":[3],"gate":[4],"arrays":[5],"(FPGAs)":[6],"often":[7,44,48],"achieve":[8],"fault":[9],"tolerance":[10],"in":[11],"high-energy":[12],"radiation":[13],"environments":[14],"via":[15],"triple-modular":[16],"redundancy":[17],"(TMR)":[18],"and":[19,81,87,104,113,152,178],"configuration":[20],"scrubbing.":[21],"Although":[22,67],"effective,":[23],"TMR":[24,47,133],"suffers":[25],"from":[26],"a":[27,68,85,95],"3x":[28],"area":[29],"overhead,":[30],"which":[31],"can":[32],"be":[33,51],"prohibitive":[34],"for":[35],"many":[36],"embedded":[37],"usage":[38],"scenarios.":[39],"Furthermore,":[40],"this":[41,91],"overhead":[42],"is":[43,84],"worsened":[45],"because":[46],"has":[49],"to":[50,53,75,106,126,132,135,144,160,170],"applied":[52,134],"existing":[54,136],"register-transfer-level":[55],"(RTL)":[56],"code":[57,74],"that":[58,101],"designers":[59],"created":[60],"without":[61],"considering":[62],"the":[63,72,161],"triplicated":[64],"resource":[65,82,123,141,148,167,174],"requirements.":[66],"designer":[69],"could":[70],"redesign":[71],"RTL":[73,79],"reduce":[76],"resources,":[77],"modifying":[78],"schedules":[80],"allocations":[83],"time-consuming":[86],"error-prone":[88],"process.":[89],"In":[90],"paper,":[92],"we":[93],"present":[94],"more":[96,128],"transparent":[97],"high-level":[98],"synthesis":[99],"approach":[100,139,165],"uses":[102],"scheduling":[103],"binding":[105],"provide":[107],"attractive":[108],"tradeoffs":[109],"between":[110],"area,":[111],"performance,":[112],"redundancy,":[114],"while":[115],"focusing":[116],"on":[117],"FPGA":[118],"implementation":[119],"considerations,":[120],"such":[121],"as":[122],"realization":[124],"costs,":[125],"produce":[127],"efficient":[129],"architectures.":[130],"Compared":[131,159],"RTL,":[137],"our":[138,164],"shows":[140,166],"savings":[142,149,168,175],"up":[143,169],"80%":[145],"average":[147,154,173,180],"of":[150,157,176,185],"34%":[151],"an":[153,179],"clock":[155],"degradation":[156],"6%.":[158],"previous":[162],"approach,":[163],"74%":[171],"19%":[177],"heuristic":[181],"execution":[182],"time":[183],"improvement":[184],"96x.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}