{"id":"https://openalex.org/W2521949038","doi":"https://doi.org/10.1155/2016/8712768","title":"New Proposal for MCML Based Three-Input Logic Implementation","display_name":"New Proposal for MCML Based Three-Input Logic Implementation","publication_year":2016,"publication_date":"2016-09-19","ids":{"openalex":"https://openalex.org/W2521949038","doi":"https://doi.org/10.1155/2016/8712768","mag":"2521949038"},"language":"en","primary_location":{"id":"doi:10.1155/2016/8712768","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2016/8712768","pdf_url":"http://downloads.hindawi.com/archive/2016/8712768.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"http://downloads.hindawi.com/archive/2016/8712768.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022476734","display_name":"Neeta Pandey","orcid":"https://orcid.org/0000-0003-2911-7061"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Neeta Pandey","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-2911-7061","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082620922","display_name":"Kirti Gupta","orcid":"https://orcid.org/0000-0003-0565-0654"},"institutions":[{"id":"https://openalex.org/I887998513","display_name":"Bharati Vidyapeeth Deemed University","ror":"https://ror.org/0052mmx10","country_code":"IN","type":"education","lineage":["https://openalex.org/I887998513"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kirti Gupta","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-0565-0654","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Bharati Vidyapeeth\u2019s College of Engineering, Delhi, India","institution_ids":["https://openalex.org/I887998513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019332578","display_name":"Bharat Choudhary","orcid":"https://orcid.org/0000-0002-7311-1815"},"institutions":[{"id":"https://openalex.org/I863896202","display_name":"Delhi Technological University","ror":"https://ror.org/01ztcvt22","country_code":"IN","type":"education","lineage":["https://openalex.org/I863896202"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bharat Choudhary","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India","institution_ids":["https://openalex.org/I863896202"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5022476734"],"corresponding_institution_ids":["https://openalex.org/I863896202"],"apc_list":null,"apc_paid":null,"fwci":0.175,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.58252656,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"2016","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6913818120956421},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5978004932403564},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5839880704879761},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5514380931854248},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5197296142578125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.519187331199646},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.49676328897476196},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4916902184486389},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4714715778827667},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4549446105957031},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4034527838230133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33678823709487915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2298414707183838},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21983858942985535},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14831355214118958}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6913818120956421},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5978004932403564},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5839880704879761},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5514380931854248},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5197296142578125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.519187331199646},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.49676328897476196},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4916902184486389},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4714715778827667},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4549446105957031},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4034527838230133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33678823709487915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2298414707183838},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21983858942985535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14831355214118958},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2016/8712768","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2016/8712768","pdf_url":"http://downloads.hindawi.com/archive/2016/8712768.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:846c67bb043b47c5a7a6c85eaedb48bf","is_oa":false,"landing_page_url":"https://doaj.org/article/846c67bb043b47c5a7a6c85eaedb48bf","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 2016 (2016)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2016/8712768","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2016/8712768","pdf_url":"http://downloads.hindawi.com/archive/2016/8712768.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.699999988079071,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2521949038.pdf","grobid_xml":"https://content.openalex.org/works/W2521949038.grobid-xml"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1506234598","https://openalex.org/W1538404890","https://openalex.org/W1541494431","https://openalex.org/W1548813579","https://openalex.org/W1578213314","https://openalex.org/W1595570256","https://openalex.org/W2020854458","https://openalex.org/W2030822983","https://openalex.org/W2049947650","https://openalex.org/W2070413034","https://openalex.org/W2099313482","https://openalex.org/W2121604406","https://openalex.org/W2134830891","https://openalex.org/W2135286216","https://openalex.org/W2135311156","https://openalex.org/W2141825982","https://openalex.org/W2162501417","https://openalex.org/W2202138637","https://openalex.org/W2229890451","https://openalex.org/W2495285278","https://openalex.org/W2500972670","https://openalex.org/W2612120119","https://openalex.org/W4230728857"],"related_works":["https://openalex.org/W3208050235","https://openalex.org/W1901807635","https://openalex.org/W2963778543","https://openalex.org/W2168217865","https://openalex.org/W2136406454","https://openalex.org/W2901267638","https://openalex.org/W4212898802","https://openalex.org/W24644591","https://openalex.org/W1979361505","https://openalex.org/W3129152221"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2,49],"a":[3,50,72,172,185],"new":[4,47],"proposal":[5,48],"for":[6],"three-input":[7,68],"logic":[8,15,23],"function":[9],"implementation":[10],"in":[11,42,75,139,153],"MOS":[12],"current":[13],"mode":[14],"(MCML)":[16],"style.":[17],"The":[18,46,106,161],"conventional":[19,124,140],"realization":[20,186],"of":[21,27,60,108,128,155,157,163,174,187],"such":[22],"employs":[24],"three":[25],"levels":[26,64],"stacked":[28,61],"source-coupled":[29,62],"transistor":[30,63,122],"pairs.":[31],"It":[32,143],"puts":[33],"restriction":[34],"on":[35,118],"minimum":[36],"power":[37],"supply":[38],"requirement":[39],"and":[40,89,126,135,179],"results":[41],"increased":[43],"static":[44],"power.":[45],"circuit":[51,111],"element":[52,74],"named":[53],"as":[54],"quad-tail":[55],"cell":[56],"which":[57],"reduces":[58],"number":[59],"by":[65],"two.":[66],"A":[67],"exclusive-OR":[69],"(XOR)":[70],"gate,":[71],"vital":[73],"digital":[76],"system":[77],"design,":[78],"is":[79,87,112,144],"chosen":[80],"to":[81,101],"elaborate":[82],"the":[83,103,109,147,158,164,177],"approach.":[84],"Its":[85],"behavior":[86],"analyzed":[88],"SPICE":[90],"simulations":[91],"using":[92],"TSMC":[93],"180":[94],"nm":[95],"CMOS":[96,119],"technology":[97],"parameters":[98],"are":[99],"included":[100],"support":[102],"theoretical":[104],"concept.":[105],"performance":[107,159],"proposed":[110,148,165],"compared":[113],"with":[114],"its":[115],"counterparts":[116],"based":[117],"complementary":[120],"pass":[121],"logic,":[123],"MCML,":[125],"cascading":[127],"existing":[129],"two":[130],"input":[131],"tripple-tail":[132],"XOR":[133,149,166],"cells":[134],"applying":[136],"triple-tail":[137],"concept":[138],"MCML":[141],"topology.":[142],"found":[145],"that":[146],"gate":[150,167],"performs":[151],"best":[152,178],"terms":[154],"most":[156],"parameters.":[160],"sensitivity":[162],"towards":[168],"process":[169],"variation":[170,173],"shows":[171],"1.54":[175],"between":[176],"worst":[180],"case.":[181],"As":[182],"an":[183],"extension,":[184],"4":[188],":":[189],"1":[190],"multiplexer":[191],"has":[192],"also":[193],"been":[194],"included.":[195]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}