{"id":"https://openalex.org/W1610272520","doi":"https://doi.org/10.1155/2015/784672","title":"Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs","display_name":"Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs","publication_year":2015,"publication_date":"2015-01-01","ids":{"openalex":"https://openalex.org/W1610272520","doi":"https://doi.org/10.1155/2015/784672","mag":"1610272520"},"language":"en","primary_location":{"id":"doi:10.1155/2015/784672","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/784672","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2015/784672.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"http://downloads.hindawi.com/journals/ijrc/2015/784672.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061358216","display_name":"Gongyu Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gongyu Wang","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020976710","display_name":"Herman Lam","orcid":"https://orcid.org/0000-0002-2388-0819"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Herman Lam","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082898376","display_name":"Alan D. George","orcid":"https://orcid.org/0000-0001-9665-2879"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alan George","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing (CHREC), Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611-6200, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5061358216"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":{"value":900,"currency":"USD","value_usd":900},"apc_paid":{"value":900,"currency":"USD","value_usd":900},"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.03790692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":"2015","issue":null,"first_page":"1","last_page":"20"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8120821118354797},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7992962598800659},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6162064671516418},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5967648029327393},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5962269902229309},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.48869970440864563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4613260328769684},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4046669006347656},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3492572009563446},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30691641569137573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8120821118354797},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7992962598800659},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6162064671516418},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5967648029327393},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5962269902229309},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.48869970440864563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4613260328769684},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4046669006347656},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3492572009563446},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30691641569137573},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2015/784672","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/784672","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2015/784672.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:28457111bc374b478ca4c4446ba7a46d","is_oa":false,"landing_page_url":"https://doaj.org/article/28457111bc374b478ca4c4446ba7a46d","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, Vol 2015 (2015)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2015/784672","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/784672","pdf_url":"http://downloads.hindawi.com/journals/ijrc/2015/784672.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5099999904632568}],"awards":[{"id":"https://openalex.org/G1768413884","display_name":null,"funder_award_id":"IIP-1161022","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3425669830","display_name":null,"funder_award_id":"EEC-0642422","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5344181579","display_name":"NSF Center for High-Performance Reconfigurable Computing (CHREC) at Florida","funder_award_id":"0642422","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6558274185","display_name":null,"funder_award_id":"EEC-0642422 and IIP-1161022","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8144956161","display_name":"I/UCRC Phase II:  Renewal of CHREC Center at Florida and GWU","funder_award_id":"1161022","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1610272520.pdf","grobid_xml":"https://content.openalex.org/works/W1610272520.grobid-xml"},"referenced_works_count":49,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W1511313526","https://openalex.org/W1535979838","https://openalex.org/W1932184033","https://openalex.org/W1969644170","https://openalex.org/W1970296212","https://openalex.org/W1977556410","https://openalex.org/W2007984000","https://openalex.org/W2011669306","https://openalex.org/W2012276851","https://openalex.org/W2015332951","https://openalex.org/W2016192089","https://openalex.org/W2016990398","https://openalex.org/W2022168220","https://openalex.org/W2029853052","https://openalex.org/W2030542050","https://openalex.org/W2030934436","https://openalex.org/W2039288205","https://openalex.org/W2043815169","https://openalex.org/W2046228805","https://openalex.org/W2049644798","https://openalex.org/W2072453503","https://openalex.org/W2091966794","https://openalex.org/W2100903835","https://openalex.org/W2108156213","https://openalex.org/W2111158608","https://openalex.org/W2115294662","https://openalex.org/W2117907931","https://openalex.org/W2121984483","https://openalex.org/W2123146353","https://openalex.org/W2126407930","https://openalex.org/W2131713326","https://openalex.org/W2135693987","https://openalex.org/W2138383740","https://openalex.org/W2139637699","https://openalex.org/W2139900512","https://openalex.org/W2141175904","https://openalex.org/W2144321909","https://openalex.org/W2151468157","https://openalex.org/W2151820033","https://openalex.org/W2156041594","https://openalex.org/W2157077119","https://openalex.org/W2160291305","https://openalex.org/W2163298894","https://openalex.org/W2169180789","https://openalex.org/W2170049777","https://openalex.org/W2544877578","https://openalex.org/W2999906275","https://openalex.org/W3152026761"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2274562545","https://openalex.org/W2269990635","https://openalex.org/W3146054601","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W2921149022","https://openalex.org/W4313484792","https://openalex.org/W1978911128","https://openalex.org/W4282568311"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"provide":[4],"a":[5,73,96,155,189],"promising":[6],"technology":[7],"that":[8,103],"can":[9],"improve":[10],"performance":[11],"of":[12,28,39,75,79,86,106,118,143,152,158,164],"many":[13],"high-performance":[14,137],"computing":[15],"and":[16,34,99,113,128,145],"embedded":[17],"applications.":[18],"However,":[19],"unlike":[20],"software":[21],"design":[22,81,100,197],"tools,":[23],"the":[24,40,44,55,83,162,195],"relatively":[25],"immature":[26],"state":[27],"FPGA":[29,107],"tools":[30],"significantly":[31,193],"limits":[32],"productivity":[33],"consequently":[35],"prevents":[36],"widespread":[37],"adoption":[38],"technology.":[41],"For":[42],"example,":[43],"lengthy":[45],"design-translate-execute":[46],"(DTE)":[47],"process":[48],"often":[49],"must":[50],"be":[51],"iterated":[52],"to":[53,65,161],"meet":[54],"application":[56],"requirements.":[57],"Previous":[58],"works":[59],"have":[60],"enabled":[61],"model-based,":[62],"design-space":[63,184],"exploration":[64,185],"reduce":[66],"DTE":[67],"iterations":[68],"but":[69],"are":[70],"limited":[71],"by":[72],"lack":[74],"accurate":[76,116,183],"model-based":[77],"prediction":[78,133,150,167,181],"key":[80],"parameters,":[82],"most":[84],"important":[85],"which":[87],"is":[88],"clock":[89,122],"frequency.":[90],"In":[91],"this":[92],"paper,":[93],"we":[94],"present":[95],"core-level":[97],"modeling":[98,105],"(CMD)":[101],"methodology":[102],"enables":[104,182],"applications":[108,139],"at":[109],"an":[110,147],"abstract":[111],"level":[112],"yet":[114],"produces":[115],"predictions":[117],"parameters":[119],"such":[120,180],"as":[121],"frequency,":[123],"resource":[124],"utilization":[125],"(i.e.,":[126],"area),":[127],"latency.":[129],"We":[130,176],"evaluate":[131],"CMD\u2019s":[132],"methods":[134],"using":[135],"several":[136],"DSP":[138],"on":[140],"various":[141],"families":[142],"FPGAs":[144],"show":[146],"average":[148,170],"clock-frequency":[149],"error":[151,157,171],"3.6%,":[153],"with":[154,172],"worst-case":[156,174],"20.4%,":[159],"compared":[160],"best":[163],"existing":[165],"high-level":[166],"methods,":[168],"13.9%":[169],"48.2%":[173],"error.":[175],"also":[177],"demonstrate":[178],"how":[179],"without":[186],"coding":[187],"in":[188],"hardware-description":[190],"language":[191],"(HDL),":[192],"reducing":[194],"total":[196],"time.":[198]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}