{"id":"https://openalex.org/W1828023351","doi":"https://doi.org/10.1155/2015/540482","title":"Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits","display_name":"Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits","publication_year":2015,"publication_date":"2015-10-26","ids":{"openalex":"https://openalex.org/W1828023351","doi":"https://doi.org/10.1155/2015/540482","mag":"1828023351"},"language":"en","primary_location":{"id":"doi:10.1155/2015/540482","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/540482","pdf_url":"https://downloads.hindawi.com/archive/2015/540482.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2015/540482.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004107991","display_name":"Ramiro Taco","orcid":"https://orcid.org/0000-0003-3046-2364"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Ramiro Taco","raw_affiliation_strings":["Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy"],"raw_orcid":"https://orcid.org/0000-0002-6480-9218","affiliations":[{"raw_affiliation_string":"Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009393412","display_name":"Domenico Albano","orcid":"https://orcid.org/0000-0001-7989-9861"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Domenico Albano","raw_affiliation_strings":["Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Modeling, Electronics and System Engineering, University of Calabria, Via P. Bucci 42C, 87036 Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5004107991"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":1.1662,"has_fulltext":true,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80761096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2015","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7903743982315063},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7727164030075073},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5957408547401428},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5613486766815186},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5475198030471802},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4916992783546448},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4856320917606354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4451088309288025},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43301188945770264},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4319143295288086},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3242736756801605},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20916742086410522},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1345142126083374}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7903743982315063},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7727164030075073},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5957408547401428},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5613486766815186},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5475198030471802},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4916992783546448},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4856320917606354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4451088309288025},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43301188945770264},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4319143295288086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3242736756801605},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20916742086410522},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1345142126083374},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2015/540482","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/540482","pdf_url":"https://downloads.hindawi.com/archive/2015/540482.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:zenodo.org:48778","is_oa":true,"landing_page_url":"https://www.openaccessrepository.it/record/48778","pdf_url":null,"source":{"id":"https://openalex.org/S4306402478","display_name":"INFM-OAR (INFN Catania)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210116497","host_organization_name":"Istituto Nazionale di Fisica Nucleare, Sezione di Catania","host_organization_lineage":["https://openalex.org/I4210116497"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1155/2015/540482","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/540482","pdf_url":"https://downloads.hindawi.com/archive/2015/540482.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1828023351.pdf","grobid_xml":"https://content.openalex.org/works/W1828023351.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1496213896","https://openalex.org/W1568775132","https://openalex.org/W1607087355","https://openalex.org/W1972131277","https://openalex.org/W1974982221","https://openalex.org/W2017216250","https://openalex.org/W2052610149","https://openalex.org/W2067268336","https://openalex.org/W2102986659","https://openalex.org/W2122933473","https://openalex.org/W2127656032","https://openalex.org/W2129122269","https://openalex.org/W2133256259","https://openalex.org/W2134421493","https://openalex.org/W2139512173","https://openalex.org/W2149521191","https://openalex.org/W2152351429","https://openalex.org/W2159448561","https://openalex.org/W2168156204"],"related_works":["https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2015457513","https://openalex.org/W2183015194","https://openalex.org/W2039299085","https://openalex.org/W2170979950","https://openalex.org/W2135800703"],"abstract_inverted_index":{"The":[0,90],"gate":[1],"level":[2,129],"body":[3],"biasing":[4],"(GLBB)":[5],"is":[6,23,99,110],"assessed":[7],"in":[8,81,112],"the":[9,59,65,74,79,84,95,104,123],"context":[10],"of":[11,61,73,130],"ultra-low-voltage":[12],"logic":[13],"designs.":[14],"To":[15],"this":[16],"purpose,":[17],"a":[18,27,69,127],"GLBB":[19,66,96,124],"mirror":[20],"full":[21,97],"adder":[22,98],"implemented":[24],"by":[25,94],"using":[26],"commercial":[28],"45":[29],"nm":[30],"bulk":[31],"CMOS":[32,42,86,116],"triple-well":[33],"technology":[34],"and":[35,43,78,87,135],"compared":[36],"to":[37,83,103,114],"equivalent":[38,105],"conventional":[39,85,115],"zero":[40],"body-biased":[41],"dynamic":[44],"threshold":[45],"voltage":[46],"MOSFET":[47],"(DTMOS)":[48],"circuits":[49],"under":[50],"different":[51],"running":[52],"conditions.":[53],"Postlayout":[54],"simulations":[55],"demonstrate":[56],"that,":[57],"at":[58],"parity":[60],"leakage":[62],"power":[63],"consumption,":[64],"technique":[67],"exhibits":[68,126],"significant":[70],"concurrent":[71],"reduction":[72],"energy":[75],"per":[76],"operation":[77],"delay":[80],"comparison":[82,113],"DTMOS":[88,106],"approaches.":[89],"silicon":[91],"area":[92],"required":[93],"halved":[100],"with":[101],"respect":[102],"implementation,":[107],"but":[108],"it":[109],"higher":[111],"design.":[117],"Performed":[118],"analysis":[119],"also":[120],"proves":[121],"that":[122],"solution":[125],"high":[128],"robustness":[131],"against":[132],"temperature":[133],"fluctuations":[134],"process":[136],"variations.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}