{"id":"https://openalex.org/W2091215114","doi":"https://doi.org/10.1155/2015/264071","title":"A Novel Scan Architecture for Low Power Scan-Based Testing","display_name":"A Novel Scan Architecture for Low Power Scan-Based Testing","publication_year":2015,"publication_date":"2015-04-22","ids":{"openalex":"https://openalex.org/W2091215114","doi":"https://doi.org/10.1155/2015/264071","mag":"2091215114"},"language":"en","primary_location":{"id":"doi:10.1155/2015/264071","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/264071","pdf_url":"https://downloads.hindawi.com/archive/2015/264071.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2015/264071.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059476242","display_name":"Mahshid Mojtabavi Naeini","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Mahshid Mojtabavi Naeini","raw_affiliation_strings":["Department of Electronic Systems Engineering, Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia, Jalan Sultan Yahya Petra, 54100 Kuala Lumpur, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia, Jalan Sultan Yahya Petra, 54100 Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018366020","display_name":"Chia Yee Ooi","orcid":"https://orcid.org/0000-0003-2307-4048"},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Chia Yee Ooi","raw_affiliation_strings":["Department of Electronic Systems Engineering, Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia, Jalan Sultan Yahya Petra, 54100 Kuala Lumpur, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia, Jalan Sultan Yahya Petra, 54100 Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5018366020"],"corresponding_institution_ids":["https://openalex.org/I4576418"],"apc_list":null,"apc_paid":null,"fwci":1.9763,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.86241147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2015","issue":null,"first_page":"1","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8568657636642456},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7222062349319458},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.720535933971405},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5955180525779724},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5840967297554016},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5387248992919922},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5230159163475037},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5139724612236023},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4932407736778259},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43949854373931885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4309979975223541},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4149891436100006},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41018372774124146},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40394383668899536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33324146270751953},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.29928058385849},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24741128087043762},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14888498187065125},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14754974842071533},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.1217086911201477},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11723020672798157},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.09667062759399414}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8568657636642456},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7222062349319458},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.720535933971405},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5955180525779724},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5840967297554016},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5387248992919922},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5230159163475037},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5139724612236023},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4932407736778259},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43949854373931885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4309979975223541},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4149891436100006},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41018372774124146},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40394383668899536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33324146270751953},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29928058385849},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24741128087043762},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14888498187065125},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14754974842071533},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.1217086911201477},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11723020672798157},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.09667062759399414},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2015/264071","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/264071","pdf_url":"https://downloads.hindawi.com/archive/2015/264071.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2015/264071","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2015/264071","pdf_url":"https://downloads.hindawi.com/archive/2015/264071.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2091215114.pdf","grobid_xml":"https://content.openalex.org/works/W2091215114.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W623871457","https://openalex.org/W1595368737","https://openalex.org/W1917155881","https://openalex.org/W1927520408","https://openalex.org/W1987649265","https://openalex.org/W2006006184","https://openalex.org/W2025698297","https://openalex.org/W2046490954","https://openalex.org/W2059328769","https://openalex.org/W2080274997","https://openalex.org/W2101069577","https://openalex.org/W2113302182","https://openalex.org/W2114018023","https://openalex.org/W2119691242","https://openalex.org/W2123380246","https://openalex.org/W2123862221","https://openalex.org/W2125834514","https://openalex.org/W2126641963","https://openalex.org/W2128750402","https://openalex.org/W2130439920","https://openalex.org/W2131759193","https://openalex.org/W2131862714","https://openalex.org/W2133640956","https://openalex.org/W2137179556","https://openalex.org/W2152682205","https://openalex.org/W2163108907","https://openalex.org/W2166163625","https://openalex.org/W2477948566"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2005728592","https://openalex.org/W2752479413","https://openalex.org/W4239594101","https://openalex.org/W3127845477","https://openalex.org/W229101532","https://openalex.org/W2113774150"],"abstract_inverted_index":{"Test":[0],"power":[1,14,40,72,112,141,155,173],"has":[2,16,93,180],"been":[3,94],"turned":[4],"to":[5,139,175,186,189],"a":[6,57,97],"bottleneck":[7],"for":[8,68],"test":[9,30],"considerations":[10],"as":[11],"the":[12,34,49,84,127,144,164,192],"excessive":[13],"dissipation":[15],"serious":[17],"negative":[18],"effects":[19],"on":[20,153],"chip":[21],"reliability.":[22],"In":[23,52,83],"scan-based":[24],"designs,":[25],"rippling":[26],"transitions":[27,130],"caused":[28],"by":[29],"patterns":[31],"shifting":[32,149],"along":[33],"scan":[35,61,75,87,91,100,123,145,148,167,177],"chain":[36],"not":[37],"only":[38],"elevate":[39],"consumption":[41],"but":[42],"also":[43,125],"introduce":[44],"spurious":[45],"switching":[46],"activities":[47],"in":[48,73,114],"combinational":[50,78,115],"logic.":[51],"this":[53],"paper,":[54],"we":[55],"propose":[56],"novel":[58],"area-efficient":[59],"gating":[60,86,99,107,122,166,182,196],"architecture":[62],"that":[63,109,163,179],"offers":[64],"an":[65],"integrated":[66],"solution":[67],"reducing":[69],"total":[70,171],"average":[71,111,140,172],"both":[74],"cells":[76,124],"and":[77,106,133,184],"part":[79],"during":[80,117,131,147,156],"shift":[81,118,132],"mode.":[82,119],"proposed":[85,165],"structure,":[88],"conventional":[89,176],"master/slave":[90],"flip-flop":[92],"modified":[95],"into":[96],"new":[98,121],"cell":[101,146,168,178],"augmented":[102],"with":[103,150],"state":[104],"preserving":[105],"logic":[108,116,183],"enables":[110],"reduction":[113,142],"The":[120],"mitigate":[126],"number":[128],"of":[129,191],"capture":[134,157],"cycles.":[135],"Thus,":[136],"it":[137],"contributes":[138],"inside":[143],"low":[151],"impact":[152],"peak":[154],"cycle.":[158],"Simulation":[159],"results":[160],"have":[161],"shown":[162],"saves":[169],"28.17%":[170],"compared":[174,188],"no":[181],"up":[185],"44.79%":[187],"one":[190],"most":[193],"common":[194],"existing":[195],"architectures.":[197]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}