{"id":"https://openalex.org/W1989505271","doi":"https://doi.org/10.1155/2014/406416","title":"Optimization of Fractional-N-PLL Frequency Synthesizer for Power Effective Design","display_name":"Optimization of Fractional-N-PLL Frequency Synthesizer for Power Effective Design","publication_year":2014,"publication_date":"2014-07-23","ids":{"openalex":"https://openalex.org/W1989505271","doi":"https://doi.org/10.1155/2014/406416","mag":"1989505271"},"language":"en","primary_location":{"id":"doi:10.1155/2014/406416","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2014/406416","pdf_url":"https://downloads.hindawi.com/archive/2014/406416.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2014/406416.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102921970","display_name":"Sahar Arshad","orcid":"https://orcid.org/0000-0003-1057-7412"},"institutions":[{"id":"https://openalex.org/I174731842","display_name":"Islamia University of Bahawalpur","ror":"https://ror.org/002rc4w13","country_code":"PK","type":"education","lineage":["https://openalex.org/I174731842"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Sahar Arshad","raw_affiliation_strings":["Department of Electronic Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"],"raw_orcid":"https://orcid.org/0000-0003-1057-7412","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan","institution_ids":["https://openalex.org/I174731842"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065581358","display_name":"M. Ismail","orcid":"https://orcid.org/0000-0003-3132-537X"},"institutions":[{"id":"https://openalex.org/I174731842","display_name":"Islamia University of Bahawalpur","ror":"https://ror.org/002rc4w13","country_code":"PK","type":"education","lineage":["https://openalex.org/I174731842"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Ismail","raw_affiliation_strings":["Department of Electronic Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"],"raw_orcid":"https://orcid.org/0000-0003-3132-537X","affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan","institution_ids":["https://openalex.org/I174731842"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081436600","display_name":"Usman Ahmad","orcid":"https://orcid.org/0000-0002-4081-5648"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Usman Ahmad","raw_affiliation_strings":["Scholar Teacher Research Alliance for Problem Solving (STRAPS), Bahawalpur 63100, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-4081-5648","affiliations":[{"raw_affiliation_string":"Scholar Teacher Research Alliance for Problem Solving (STRAPS), Bahawalpur 63100, Pakistan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050039857","display_name":"Anees ul Husnain","orcid":"https://orcid.org/0000-0002-1363-3769"},"institutions":[{"id":"https://openalex.org/I174731842","display_name":"Islamia University of Bahawalpur","ror":"https://ror.org/002rc4w13","country_code":"PK","type":"education","lineage":["https://openalex.org/I174731842"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Anees ul Husnain","raw_affiliation_strings":["Department of Computer System Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer System Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan","institution_ids":["https://openalex.org/I174731842"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017128602","display_name":"Qaiser Ijaz","orcid":"https://orcid.org/0000-0002-7448-4648"},"institutions":[{"id":"https://openalex.org/I174731842","display_name":"Islamia University of Bahawalpur","ror":"https://ror.org/002rc4w13","country_code":"PK","type":"education","lineage":["https://openalex.org/I174731842"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Qaiser Ijaz","raw_affiliation_strings":["Department of Computer System Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan"],"raw_orcid":"https://orcid.org/0000-0002-7448-4648","affiliations":[{"raw_affiliation_string":"Department of Computer System Engineering, University College of Engineering and Technology, The Islamia University of Bahawalpur, Bahawalpur 63100, Pakistan","institution_ids":["https://openalex.org/I174731842"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017128602"],"corresponding_institution_ids":["https://openalex.org/I174731842"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.05715221,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2014","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8354775309562683},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7082661390304565},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6441481709480286},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6408272981643677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6339185237884521},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5761279463768005},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5295346975326538},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5208423733711243},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5085369348526001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4833931028842926},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4393070936203003},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35557013750076294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28710585832595825},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19288340210914612},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09165951609611511},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.07339078187942505}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8354775309562683},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7082661390304565},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6441481709480286},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6408272981643677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6339185237884521},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5761279463768005},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5295346975326538},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5208423733711243},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5085369348526001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4833931028842926},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4393070936203003},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35557013750076294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28710585832595825},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19288340210914612},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09165951609611511},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.07339078187942505},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2014/406416","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2014/406416","pdf_url":"https://downloads.hindawi.com/archive/2014/406416.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:957f7522e23d4b70bd590f94126ba6a0","is_oa":false,"landing_page_url":"https://doaj.org/article/957f7522e23d4b70bd590f94126ba6a0","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, Vol 2014 (2014)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2014/406416","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2014/406416","pdf_url":"https://downloads.hindawi.com/archive/2014/406416.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1989505271.pdf","grobid_xml":"https://content.openalex.org/works/W1989505271.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W1479801896","https://openalex.org/W1562661071","https://openalex.org/W2006727352","https://openalex.org/W2051390527","https://openalex.org/W2135906459","https://openalex.org/W2140949814","https://openalex.org/W2145136827","https://openalex.org/W2171035445","https://openalex.org/W3118236683"],"related_works":["https://openalex.org/W2359366503","https://openalex.org/W2474043983","https://openalex.org/W2375072050","https://openalex.org/W2330020385","https://openalex.org/W2566880546","https://openalex.org/W2376731877","https://openalex.org/W2000633969","https://openalex.org/W3145870900","https://openalex.org/W2371350995","https://openalex.org/W2544336511"],"abstract_inverted_index":{"We":[0],"are":[1],"going":[2],"to":[3,34],"design":[4,24],"and":[5,84],"simulate":[6],"low":[7],"power":[8,45],"fractional-N":[9],"phase-locked":[10],"loop":[11,58,76],"(FNPLL)":[12],"frequency":[13],"synthesizer":[14],"for":[15],"industrial":[16],"application,":[17],"which":[18],"is":[19,54],"based":[20],"on":[21],"VLSI.":[22],"The":[23],"of":[25,40,48,87,91],"FNPLL":[26],"has":[27],"been":[28],"optimized":[29,92],"using":[30],"different":[31],"VLSI":[32],"techniques":[33],"acquire":[35],"significant":[36],"performance":[37],"in":[38,52],"terms":[39],"speed":[41],"with":[42],"relatively":[43],"less":[44],"consumption.":[46],"One":[47],"the":[49,57,63,71,75,81,89],"major":[50],"contributions":[51],"optimization":[53],"contributed":[55],"by":[56,74],"filter":[59],"as":[60],"it":[61],"limits":[62],"switching":[64],"time":[65],"between":[66],"cycles.":[67],"Sigma-delta":[68],"modulator":[69],"attenuates":[70],"noise":[72],"generated":[73],"filter.":[77],"This":[78],"paper":[79],"presents":[80],"implementation":[82],"details":[83],"simulation":[85],"results":[86],"all":[88],"blocks":[90],"design.":[93]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}