{"id":"https://openalex.org/W2028781320","doi":"https://doi.org/10.1155/2013/984376","title":"Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits","display_name":"Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits","publication_year":2013,"publication_date":"2013-07-28","ids":{"openalex":"https://openalex.org/W2028781320","doi":"https://doi.org/10.1155/2013/984376","mag":"2028781320"},"language":"en","primary_location":{"id":"doi:10.1155/2013/984376","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2013/984376","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1155/2013/984376","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zheng Xie","orcid":"https://orcid.org/0000-0003-2884-5331"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Zheng Xie","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Manchester M13 9PL, UK"],"raw_orcid":"https://orcid.org/0000-0003-2884-5331","affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108438304","display_name":"Doug Edwards","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Doug Edwards","raw_affiliation_strings":["School of Computer Science, The University of Manchester, Manchester M13 9PL, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, The University of Manchester, Manchester M13 9PL, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10409468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2013","issue":null,"first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T12404","display_name":"Mathematical Approximation and Integration","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2612","display_name":"Numerical Analysis"},"field":{"id":"https://openalex.org/fields/26","display_name":"Mathematics"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6734863519668579},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6293066143989563},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6181568503379822},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6142243146896362},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5741888880729675},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5564829111099243},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5419164896011353},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5391595363616943},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.49709799885749817},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4801073372364044},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46991339325904846},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4549292325973511},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36160337924957275},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32633182406425476},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26154839992523193},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2129235565662384},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.16059079766273499},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15101313591003418},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1159307062625885}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6734863519668579},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6293066143989563},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6181568503379822},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6142243146896362},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5741888880729675},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5564829111099243},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5419164896011353},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5391595363616943},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.49709799885749817},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4801073372364044},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46991339325904846},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4549292325973511},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36160337924957275},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32633182406425476},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26154839992523193},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2129235565662384},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.16059079766273499},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15101313591003418},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1159307062625885},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2013/984376","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2013/984376","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:clok.uclan.ac.uk:18159","is_oa":false,"landing_page_url":"http://orcid.org/0000-0001-8649-6235>","pdf_url":null,"source":{"id":"https://openalex.org/S4306402361","display_name":"CLOK (University of Central Lancashire)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I185852735","host_organization_name":"University of Lancashire","host_organization_lineage":["https://openalex.org/I185852735"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1155/2013/984376","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2013/984376","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1562638759","display_name":"Meeting the design challenges of the nano-CMOS electronics","funder_award_id":"EP/E001947/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2353095765","display_name":null,"funder_award_id":"EP/E001947/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W67188827","https://openalex.org/W86449498","https://openalex.org/W87152119","https://openalex.org/W139797594","https://openalex.org/W612784192","https://openalex.org/W1503091168","https://openalex.org/W1521406110","https://openalex.org/W1558133211","https://openalex.org/W1607458528","https://openalex.org/W1829133288","https://openalex.org/W1966741973","https://openalex.org/W1990845788","https://openalex.org/W1994169594","https://openalex.org/W2005624023","https://openalex.org/W2014502122","https://openalex.org/W2023415055","https://openalex.org/W2024626809","https://openalex.org/W2043419861","https://openalex.org/W2046386580","https://openalex.org/W2051203581","https://openalex.org/W2061078538","https://openalex.org/W2097133954","https://openalex.org/W2099142412","https://openalex.org/W2103793078","https://openalex.org/W2112891901","https://openalex.org/W2133268384","https://openalex.org/W2133642820","https://openalex.org/W2140262981","https://openalex.org/W2148317584","https://openalex.org/W2150872535","https://openalex.org/W2151084831","https://openalex.org/W2154767422","https://openalex.org/W2158683023","https://openalex.org/W2161648718","https://openalex.org/W2171029115","https://openalex.org/W2487142227","https://openalex.org/W2797569913"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W2116677773","https://openalex.org/W3024050170","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W2967161359","https://openalex.org/W1976168335","https://openalex.org/W2049402143"],"abstract_inverted_index":{"The":[0,39,82,153],"intrinsic":[1],"variability":[2,45],"of":[3,37,44,72,84,93,102,114,150,157,187],"nanoscale":[4],"VLSI":[5],"technology":[6],"must":[7,41],"be":[8,100],"taken":[9,161],"into":[10],"account":[11],"when":[12],"analyzing":[13],"circuit":[14,123],"designs":[15],"to":[16,77,99,171,178,189],"predict":[17],"likely":[18],"yield.":[19],"Monte-Carlo-":[20],"(MC-)":[21],"and":[22,57,90,135],"quasi-MC-":[23],"(QMC-)":[24],"based":[25],"statistical":[26],"techniques":[27],"do":[28],"this":[29,136],"by":[30,127],"analysing":[31],"many":[32],"randomised":[33],"or":[34],"quasirandomised":[35],"copies":[36],"circuits.":[38],"randomisation":[40],"model":[42],"forms":[43],"that":[46,185],"occur":[47],"in":[48,106,191],"nano-CMOS":[49],"technology,":[50],"including":[51],"\u201catomistic\u201d":[52],"effects":[53,58],"without":[54],"intradie":[55,60],"correlation":[56,61],"with":[59,143,148],"between":[62],"neighbouring":[63],"devices.":[64],"A":[65,110],"major":[66],"problem":[67],"is":[68,97,137,160,183],"the":[69,107,144,167],"computational":[70,108],"cost":[71],"carrying":[73],"out":[74],"sufficient":[75],"analyses":[76],"produce":[78],"statistically":[79],"reliable":[80],"results.":[81],"use":[83],"principal":[85],"components":[86],"analysis,":[87],"behavioural":[88],"modeling,":[89],"an":[91],"implementation":[92],"\u201cStatistical":[94],"Blockade\u201d":[95],"(SB)":[96],"shown":[98],"capable":[101],"achieving":[103],"significant":[104],"reduction":[105,113],"costs.":[109],"computation":[111,133,192],"time":[112,193],"98.7%":[115],"was":[116],"achieved":[117],"for":[118,139],"a":[119,163],"commonly":[120],"used":[121],"asynchronous":[122],"element.":[124],"Replacing":[125],"MC":[126],"QMC":[128],"analysis":[129,156],"can":[130],"achieve":[131],"further":[132],"reduction,":[134],"illustrated":[138],"more":[140],"complex":[141],"circuits,":[142],"results":[145],"being":[146],"compared":[147],"those":[149],"transistor-level":[151],"simulations.":[152],"\u201cyield":[154],"prediction\u201d":[155],"SRAM":[158],"arrays":[159,168],"as":[162],"case":[164],"study,":[165],"where":[166],"contain":[169],"up":[170,188],"1536":[172],"transistors":[173],"modelled":[174],"using":[175],"parameters":[176],"appropriate":[177],"35":[179],"nm":[180],"technology.":[181],"It":[182],"reported":[184],"savings":[186],"99.85%":[190],"were":[194],"obtained.":[195]},"counts_by_year":[],"updated_date":"2026-06-22T06:23:43.705686","created_date":"2025-10-10T00:00:00"}