{"id":"https://openalex.org/W1985685340","doi":"https://doi.org/10.1155/2012/987209","title":"Adaptivity Support for MPSoCs Based on Process Migration in Polyhedral Process Networks","display_name":"Adaptivity Support for MPSoCs Based on Process Migration in Polyhedral Process Networks","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W1985685340","doi":"https://doi.org/10.1155/2012/987209","mag":"1985685340"},"language":"en","primary_location":{"id":"doi:10.1155/2012/987209","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/987209","pdf_url":"https://downloads.hindawi.com/archive/2012/987209.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2012/987209.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017391137","display_name":"Emanuele Cannella","orcid":"https://orcid.org/0000-0001-5628-8515"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Emanuele Cannella","raw_affiliation_strings":["LIACS, Leiden University, 2333 CA Leiden, The Netherlands","Leiden UniversityLeiden, the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, 2333 CA Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden UniversityLeiden, the Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032593953","display_name":"Onur Derin","orcid":null},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Onur Derin","raw_affiliation_strings":["ALaRI, Faculty of Informatics, University of Lugano, 6904 Lugano, Switzerland","[ALaRI, Faculty of informatics, University of Lugano, Lugano, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ALaRI, Faculty of Informatics, University of Lugano, 6904 Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[ALaRI, Faculty of informatics, University of Lugano, Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050421874","display_name":"Paolo Meloni","orcid":"https://orcid.org/0000-0002-8106-4641"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Meloni","raw_affiliation_strings":["DIEE, Faculty of Engineering, University of Cagliari, 09123 Cagliari, Italy","DIEE, Faculty of Engineering, University of Cagliari, Cagliari, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEE, Faculty of Engineering, University of Cagliari, 09123 Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"DIEE, Faculty of Engineering, University of Cagliari, Cagliari, Italy#TAB#","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034689390","display_name":"Giuseppe Tuveri","orcid":null},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Tuveri","raw_affiliation_strings":["DIEE, Faculty of Engineering, University of Cagliari, 09123 Cagliari, Italy","DIEE, Faculty of Engineering, University of Cagliari, Cagliari, Italy#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DIEE, Faculty of Engineering, University of Cagliari, 09123 Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]},{"raw_affiliation_string":"DIEE, Faculty of Engineering, University of Cagliari, Cagliari, Italy#TAB#","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Todor Stefanov","raw_affiliation_strings":["LIACS, Leiden University, 2333 CA Leiden, The Netherlands","Leiden UniversityLeiden, the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIACS, Leiden University, 2333 CA Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden UniversityLeiden, the Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017391137"],"corresponding_institution_ids":["https://openalex.org/I121797337"],"apc_list":null,"apc_paid":null,"fwci":4.7885,"has_fulltext":true,"cited_by_count":18,"citation_normalized_percentile":{"value":0.94701111,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"2012","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7688077688217163},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7375345230102539},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6864163875579834},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.682815670967102},{"id":"https://openalex.org/keywords/middleware","display_name":"Middleware (distributed applications)","score":0.6495909690856934},{"id":"https://openalex.org/keywords/process-migration","display_name":"Process migration","score":0.6432071924209595},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6262331008911133},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.6141605973243713},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5900208950042725},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4952782690525055},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4948222041130066},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33927732706069946},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3105267286300659},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10628274083137512}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7688077688217163},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7375345230102539},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6864163875579834},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.682815670967102},{"id":"https://openalex.org/C169468491","wikidata":"https://www.wikidata.org/wiki/Q146923","display_name":"Middleware (distributed applications)","level":2,"score":0.6495909690856934},{"id":"https://openalex.org/C36351404","wikidata":"https://www.wikidata.org/wiki/Q7247295","display_name":"Process migration","level":3,"score":0.6432071924209595},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6262331008911133},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.6141605973243713},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5900208950042725},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4952782690525055},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4948222041130066},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33927732706069946},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3105267286300659},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10628274083137512},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1155/2012/987209","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/987209","pdf_url":"https://downloads.hindawi.com/archive/2012/987209.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:iris.unica.it:11584/96475","is_oa":true,"landing_page_url":"http://hdl.handle.net/11584/96475","pdf_url":"http://www.hindawi.com/journals/vlsi/2012/987209/","source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:scholarlypublications.universiteitleiden.nl:item_2861584","is_oa":false,"landing_page_url":"https://hdl.handle.net/1887/61013","pdf_url":null,"source":{"id":"https://openalex.org/S4306400850","display_name":"Leiden Repository (Leiden University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I121797337","host_organization_name":"Leiden University","host_organization_lineage":["https://openalex.org/I121797337"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design","raw_type":"Article / Letter to editor"},{"id":"pmh:ul:oai:scholarlypublications.universiteitleiden.nl:item_2861584","is_oa":true,"landing_page_url":"http://hdl.handle.net/1887/61013","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Design, 2012, 987209","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1155/2012/987209","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/987209","pdf_url":"https://downloads.hindawi.com/archive/2012/987209.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.7699999809265137,"display_name":"Reduced inequalities"}],"awards":[{"id":"https://openalex.org/G2203972493","display_name":null,"funder_award_id":"FP7 ICT","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G2817824047","display_name":null,"funder_award_id":"FP7-ICT-2009-4","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4326811250","display_name":"Methods for predictAble Design of heterogeNeous Embedded System with adaptivity and reliability Support","funder_award_id":"248424","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1985685340.pdf","grobid_xml":"https://content.openalex.org/works/W1985685340.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W640357397","https://openalex.org/W1553929433","https://openalex.org/W1559789667","https://openalex.org/W1590480152","https://openalex.org/W1597755753","https://openalex.org/W1604532274","https://openalex.org/W1966399272","https://openalex.org/W1974386461","https://openalex.org/W2030346451","https://openalex.org/W2053291274","https://openalex.org/W2055782020","https://openalex.org/W2084588639","https://openalex.org/W2091158003","https://openalex.org/W2101105147","https://openalex.org/W2108662993","https://openalex.org/W2110658529","https://openalex.org/W2130285523","https://openalex.org/W2134782192","https://openalex.org/W2139522402","https://openalex.org/W2152408640","https://openalex.org/W2158149088","https://openalex.org/W2167336741","https://openalex.org/W2294047952","https://openalex.org/W4241396798"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2120080222","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W2098378001","https://openalex.org/W2167414968","https://openalex.org/W4242952987","https://openalex.org/W1981030524","https://openalex.org/W1500614808"],"abstract_inverted_index":{"System":[0],"adaptivity":[1,18],"is":[2,54,133,190],"becoming":[3],"an":[4,35,123],"important":[5],"feature":[6],"of":[7,16,42,81,89,93,110,129,152,171,185],"modern":[8],"embedded":[9],"multiprocessor":[10,119],"systems.":[11],"To":[12,155],"achieve":[13],"the":[14,39,45,69,87,90,108,130,148,168,186],"goal":[15],"system":[17],"when":[19],"executing":[20],"Polyhedral":[21],"Process":[22],"Networks":[23],"(PPNs)":[24],"on":[25,95,107,116,122],"a":[26,57,79,96,117,162,175,193],"generic":[27,97],"tiled":[28],"Network\u2010on\u2010Chip":[29,118],"(NoC)":[30],"MPSoC":[31],"platform,":[32],"we":[33,158],"propose":[34,159],"approach":[36],"to":[37,173],"enable":[38],"run\u2010time":[40,150],"migration":[41,53,151,164,179,188],"processes":[43,111],"among":[44],"available":[46],"platform":[47,120],"resources.":[48],"In":[49],"our":[50],"approach,":[51],"process":[52,163],"allowed":[55],"by":[56],"middleware":[58,145],"layer":[59],"which":[60,85,166],"comprises":[61],"two":[62,136],"main":[63],"components.":[64],"The":[65,100,143,181],"first":[66],"component":[67,146],"concerns":[68],"inter\u2010tile":[70],"data":[71],"communication":[72,83,102,141],"between":[73],"processes.":[74,154],"We":[75],"develop":[76],"and":[77,112,160,177,183],"evaluate":[78,161],"number":[80],"different":[82,140],"approaches":[84,103],"implement":[86],"semantics":[88],"PPN":[91,153,169],"model":[92,170],"computation":[94,172],"NoC":[98],"platform.":[99],"presented":[101,134],"do":[104],"not":[105],"depend":[106],"mapping":[109],"have":[113],"been":[114],"implemented":[115],"prototyped":[121],"FPGA.":[124],"Their":[125],"comparison":[126],"in":[127,135,192],"terms":[128],"introduced":[131],"overhead":[132],"case":[137,195],"studies":[138],"with":[139],"characteristics.":[142],"second":[144],"allows":[147],"actual":[149],"this":[156],"end,":[157],"mechanism":[165,189],"leverages":[167],"guarantee":[174],"predictable":[176],"efficient":[178],"procedure.":[180],"efficiency":[182],"applicability":[184],"proposed":[187],"shown":[191],"real\u2010life":[194],"study.":[196]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-06T08:24:18.245995","created_date":"2016-06-24T00:00:00"}