{"id":"https://openalex.org/W2010743130","doi":"https://doi.org/10.1155/2012/312808","title":"A Graph\u2010Based Approach to Optimal Scan Chain Stitching Using RTL Design Descriptions","display_name":"A Graph\u2010Based Approach to Optimal Scan Chain Stitching Using RTL Design Descriptions","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2010743130","doi":"https://doi.org/10.1155/2012/312808","mag":"2010743130"},"language":"en","primary_location":{"id":"doi:10.1155/2012/312808","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/312808","pdf_url":"https://downloads.hindawi.com/archive/2012/312808.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2012/312808.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018872474","display_name":"Lilia Zaourar","orcid":"https://orcid.org/0000-0002-6660-4347"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Lilia Zaourar","raw_affiliation_strings":["SOC Department, LIP6 Laboratory, University Pierre and Marie Curie, 4 Place Jussieu, 75252 Paris Cedex 05","SOC Department, University Pierre and Marie Curie, Paris Cedex 05, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SOC Department, LIP6 Laboratory, University Pierre and Marie Curie, 4 Place Jussieu, 75252 Paris Cedex 05","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"SOC Department, University Pierre and Marie Curie, Paris Cedex 05, France#TAB#","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045127268","display_name":"Yann Kieffer","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yann Kieffer","raw_affiliation_strings":["LCIS, Grenoble Institute of Technology and University of Grenoble, 50 Rue Barth\u00e9l\u00e9my de Laff\u00e9mas, 26000 Valence Cedex","LCIS, Grenoble Institute of Technology and University of Grenoble, Valence Cedex, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LCIS, Grenoble Institute of Technology and University of Grenoble, 50 Rue Barth\u00e9l\u00e9my de Laff\u00e9mas, 26000 Valence Cedex","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I106785703"]},{"raw_affiliation_string":"LCIS, Grenoble Institute of Technology and University of Grenoble, Valence Cedex, France#TAB#","institution_ids":["https://openalex.org/I899635006","https://openalex.org/I106785703"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113522566","display_name":"Chouki Aktouf","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094065","display_name":"Amplitude Technologies (France)","ror":"https://ror.org/00m4kzh57","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210094065"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Chouki Aktouf","raw_affiliation_strings":["DeFacTo Technologies, 167 Rue de Mayoussard, 38430 Moirans","DeFacTo Technologies, Moirans, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DeFacTo Technologies, 167 Rue de Mayoussard, 38430 Moirans","institution_ids":[]},{"raw_affiliation_string":"DeFacTo Technologies, Moirans, France#TAB#","institution_ids":["https://openalex.org/I4210094065"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018872474"],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.2929,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.55733406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2012","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-stitching","display_name":"Image stitching","score":0.9475051760673523},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6555783152580261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6134800910949707},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5685100555419922},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5642898082733154},{"id":"https://openalex.org/keywords/travelling-salesman-problem","display_name":"Travelling salesman problem","score":0.549286961555481},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.4636017084121704},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41834089159965515},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.41006168723106384},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33405905961990356},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3322408199310303},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2919498682022095},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17715749144554138},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16795557737350464},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.13807612657546997},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.11141189932823181}],"concepts":[{"id":"https://openalex.org/C29081049","wikidata":"https://www.wikidata.org/wiki/Q1364242","display_name":"Image stitching","level":2,"score":0.9475051760673523},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6555783152580261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6134800910949707},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5685100555419922},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5642898082733154},{"id":"https://openalex.org/C175859090","wikidata":"https://www.wikidata.org/wiki/Q322212","display_name":"Travelling salesman problem","level":2,"score":0.549286961555481},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.4636017084121704},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41834089159965515},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.41006168723106384},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33405905961990356},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3322408199310303},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2919498682022095},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17715749144554138},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16795557737350464},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.13807612657546997},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.11141189932823181},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2012/312808","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/312808","pdf_url":"https://downloads.hindawi.com/archive/2012/312808.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2012/312808","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/312808","pdf_url":"https://downloads.hindawi.com/archive/2012/312808.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2010743130.pdf","grobid_xml":"https://content.openalex.org/works/W2010743130.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W581518716","https://openalex.org/W1483017465","https://openalex.org/W1563039933","https://openalex.org/W1572946573","https://openalex.org/W1767514545","https://openalex.org/W1825637665","https://openalex.org/W1852311849","https://openalex.org/W1967401717","https://openalex.org/W1987565111","https://openalex.org/W2043860543","https://openalex.org/W2098213212","https://openalex.org/W2115691262","https://openalex.org/W2121199343","https://openalex.org/W2153705063","https://openalex.org/W2158139462","https://openalex.org/W2160753176","https://openalex.org/W2340149117","https://openalex.org/W2484325476","https://openalex.org/W2541861295","https://openalex.org/W2613347744","https://openalex.org/W3140239545","https://openalex.org/W4230214130"],"related_works":["https://openalex.org/W2107525390","https://openalex.org/W2157191248","https://openalex.org/W2553035740","https://openalex.org/W2765347974","https://openalex.org/W2150046587","https://openalex.org/W2164493372","https://openalex.org/W2114980936","https://openalex.org/W4249526199","https://openalex.org/W1594445436","https://openalex.org/W2128920253"],"abstract_inverted_index":{"The":[0,14,73],"scan":[1,41,59,120],"chain":[2,60],"insertion":[3,11,61],"problem":[4,100],"is":[5,18,67],"one":[6,75,91],"of":[7,16,23,39,115,118],"the":[8,36,40,63,85,89,97,103,113,116],"mandatory":[9],"logic":[10],"design":[12],"tasks.":[13],"scanning":[15],"designs":[17],"a":[19,48,52],"very":[20],"efficient":[21],"way":[22],"improving":[24],"their":[25],"testability.":[26],"But":[27],"it":[28],"does":[29],"impact":[30],"size":[31],"and":[32,57,87,122,130,136],"performance,":[33],"depending":[34],"on":[35,128],"stitching":[37,53],"ordering":[38],"chain.":[42],"In":[43],"this":[44,110],"paper,":[45],"we":[46],"propose":[47],"graph\u2010based":[49],"approach":[50],"to":[51,101],"algorithm":[54,111],"for":[55,79,96],"automatic":[56],"optimal":[58],"at":[62],"RTL.":[64],"Our":[65],"method":[66],"divided":[68],"into":[69],"two":[70],"main":[71],"steps.":[72],"first":[74],"builds":[76],"graph":[77],"models":[78],"inferring":[80],"logical":[81],"proximity":[82],"information":[83],"from":[84],"design,":[86],"then":[88],"second":[90],"uses":[92],"classic":[93],"approximation":[94],"algorithms":[95],"traveling":[98],"salesman":[99],"determine":[102],"best":[104],"scan\u2010stitching":[105],"ordering.":[106],"We":[107],"show":[108],"how":[109],"allows":[112],"decrease":[114],"cost":[117],"both":[119,134],"analysis":[121],"implementation,":[123],"by":[124],"measuring":[125],"total":[126],"wirelength":[127],"placed":[129],"routed":[131],"benchmark":[132],"designs,":[133],"academic":[135],"industrial.":[137]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}