{"id":"https://openalex.org/W2014423118","doi":"https://doi.org/10.1155/2012/102585","title":"VLSI Circuits, Systems, and Architectures for Advanced Image and Video Compression Standards","display_name":"VLSI Circuits, Systems, and Architectures for Advanced Image and Video Compression Standards","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2014423118","doi":"https://doi.org/10.1155/2012/102585","mag":"2014423118"},"language":"en","primary_location":{"id":"doi:10.1155/2012/102585","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/102585","pdf_url":"https://downloads.hindawi.com/archive/2012/102585.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2012/102585.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["VLSI Lab, Department of Electronics and Telecommunications, Polytechnic University of Turin, Corso Duca degli Abruzzi 24, I-10129 Torino, Italy","Department of Electronics and Telecommunications, Polytechnic University of Turin, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"VLSI Lab, Department of Electronics and Telecommunications, Polytechnic University of Turin, Corso Duca degli Abruzzi 24, I-10129 Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Electronics and Telecommunications, Polytechnic University of Turin, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005190949","display_name":"Muhammad Shafique","orcid":"https://orcid.org/0000-0002-2607-8135"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Muhammad Shafique","raw_affiliation_strings":["Chair for Embedded Systems (CES), Department of Computer Science, Karlsruhe Institute of Technology (KIT) Kaiserstrasse 12, 76131 Karlsruhe, Germany","Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Chair for Embedded Systems (CES), Department of Computer Science, Karlsruhe Institute of Technology (KIT) Kaiserstrasse 12, 76131 Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Department of Computer Science, Karlsruhe Institute of Technology, Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056447210","display_name":"Andrey Norkin","orcid":"https://orcid.org/0000-0002-2417-1635"},"institutions":[{"id":"https://openalex.org/I1306339040","display_name":"Ericsson (Sweden)","ror":"https://ror.org/05a7rhx54","country_code":"SE","type":"company","lineage":["https://openalex.org/I1306339040"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Andrey Norkin","raw_affiliation_strings":["Ericsson Research, Torshamnsgatan 23, 164 83 Stockholm, Sweden","Ericsson Research Stockholm Sweden"],"affiliations":[{"raw_affiliation_string":"Ericsson Research, Torshamnsgatan 23, 164 83 Stockholm, Sweden","institution_ids":["https://openalex.org/I1306339040"]},{"raw_affiliation_string":"Ericsson Research Stockholm Sweden","institution_ids":["https://openalex.org/I1306339040"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026016005"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09493874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2012","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9922000169754028,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.818092942237854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6526490449905396},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.543867290019989},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5246358513832092},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.5055768489837646},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4449281692504883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3651895821094513},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36242079734802246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3489668369293213},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.32623204588890076},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2613867223262787},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21393218636512756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1996532380580902}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.818092942237854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6526490449905396},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.543867290019989},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5246358513832092},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.5055768489837646},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4449281692504883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3651895821094513},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36242079734802246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3489668369293213},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.32623204588890076},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2613867223262787},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21393218636512756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1996532380580902}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2012/102585","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/102585","pdf_url":"https://downloads.hindawi.com/archive/2012/102585.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2012/102585","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2012/102585","pdf_url":"https://downloads.hindawi.com/archive/2012/102585.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2014423118.pdf","grobid_xml":"https://content.openalex.org/works/W2014423118.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2998315020","https://openalex.org/W3016208414","https://openalex.org/W2134640991","https://openalex.org/W3027318491","https://openalex.org/W1979789826","https://openalex.org/W1986774039"],"abstract_inverted_index":{"Modern":[0],"image":[1,77],"and":[2,10,35,45,60,68,78,99,108,117,126],"video":[3,79,113,128],"standards":[4,75],"achieve":[5],"very":[6],"high":[7],"compression":[8],"ratios":[9],"include":[11],"several":[12],"coding":[13,102],"modes":[14],"in":[15,63,139],"order":[16],"to":[17,26,39,57,120],"address":[18,41],"applications":[19],"with":[20,48,134],"different":[21,86],"requirements":[22],"ranging":[23],"from":[24],"low-complexity":[25],"high-quality/high-end":[27],"applications.":[28],"As":[29],"a":[30],"consequence,":[31],"VLSI":[32,90],"circuits,":[33],"systems,":[34],"architectures":[36,91],"are":[37],"mandatory":[38],"effectively":[40],"the":[42,97,100,121,140],"above-mentioned":[43],"challenges":[44],"application":[46],"demands/characteristics":[47],"low":[49],"power":[50],"consumption.":[51],"This":[52],"special":[53],"issue":[54,141],"is":[55,137],"dedicated":[56],"research":[58],"problems":[59],"innovative":[61],"solutions":[62],"all":[64],"aspects":[65,87],"of":[66,73,111,124],"design":[67],"architecture":[69],"addressing":[70],"realization":[71],"issues":[72],"cutting-edge":[74],"for":[76,92],"compression.":[80],"The":[81],"authors":[82],"have":[83],"focused":[84],"on":[85],"including":[88],"i)":[89],"computationally":[93],"intensive":[94],"blocks,":[95],"as":[96,115],"DCT":[98],"intra-frame":[101],"mode;":[103],"ii)":[104],"Automatic":[105],"code":[106],"generation":[107],"multicore":[109],"implementation":[110],"complex":[112],"encoders,":[114],"MPEG4":[116],"H.264.":[118],"Due":[119],"increasing":[122],"importance":[123],"stereo":[125],"3D":[127],"processing":[129],"an":[130],"invited":[131],"paper":[132],"dealing":[133],"this":[135],"topic":[136],"included":[138]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}