{"id":"https://openalex.org/W2086609014","doi":"https://doi.org/10.1155/2011/530851","title":"Buffer Planning for IP Placement Using Sliced-LFF","display_name":"Buffer Planning for IP Placement Using Sliced-LFF","publication_year":2011,"publication_date":"2011-01-18","ids":{"openalex":"https://openalex.org/W2086609014","doi":"https://doi.org/10.1155/2011/530851","mag":"2086609014"},"language":"en","primary_location":{"id":"doi:10.1155/2011/530851","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2011/530851","pdf_url":"https://downloads.hindawi.com/archive/2011/530851.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2011/530851.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071177359","display_name":"Ou He","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ou He","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science & Technology, Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science & Technology, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110234701","display_name":"Sheqin Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheqin Dong","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science & Technology, Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science & Technology, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034755987","display_name":"Jinian Bian","orcid":"https://orcid.org/0000-0002-4322-1503"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinian Bian","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science & Technology, Tsinghua University, Beijing 100084, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science & Technology, Tsinghua University, Beijing 100084, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101825973","display_name":"Satoshi Goto","orcid":"https://orcid.org/0000-0002-6387-048X"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Goto","raw_affiliation_strings":["Information, Production and Systems (IPS), Waseda University, Kitakyushu-shi 808-0135, Japan"],"affiliations":[{"raw_affiliation_string":"Information, Production and Systems (IPS), Waseda University, Kitakyushu-shi 808-0135, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071177359"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12906135,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2011","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8775060176849365},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.781792163848877},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7713007926940918},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6640918254852295},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.573943555355072},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5559181571006775},{"id":"https://openalex.org/keywords/network-planning-and-design","display_name":"Network planning and design","score":0.4486163854598999},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4333261251449585},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.42968082427978516},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4292905926704407},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36805805563926697},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.33342331647872925},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2884559631347656},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17898252606391907},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11563199758529663},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.11489009857177734},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09036996960639954}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8775060176849365},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.781792163848877},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7713007926940918},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6640918254852295},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.573943555355072},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5559181571006775},{"id":"https://openalex.org/C114563136","wikidata":"https://www.wikidata.org/wiki/Q19725982","display_name":"Network planning and design","level":2,"score":0.4486163854598999},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4333261251449585},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.42968082427978516},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4292905926704407},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36805805563926697},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.33342331647872925},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2884559631347656},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17898252606391907},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11563199758529663},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.11489009857177734},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09036996960639954},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2011/530851","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2011/530851","pdf_url":"https://downloads.hindawi.com/archive/2011/530851.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:hindawi.com:10.1155/2011/530851","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/530851","pdf_url":null,"source":{"id":"https://openalex.org/S4306400340","display_name":"Hindawi Journal of Chemistry (Hindawi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210126990","host_organization_name":"Hindawi (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210126990"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Research Article"}],"best_oa_location":{"id":"doi:10.1155/2011/530851","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2011/530851","pdf_url":"https://downloads.hindawi.com/archive/2011/530851.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.5899999737739563,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2086609014.pdf","grobid_xml":"https://content.openalex.org/works/W2086609014.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1997797456","https://openalex.org/W2005821086","https://openalex.org/W2006253167","https://openalex.org/W2008039034","https://openalex.org/W2022891131","https://openalex.org/W2048312633","https://openalex.org/W2096129555","https://openalex.org/W2114772983","https://openalex.org/W2123637249","https://openalex.org/W2132915653","https://openalex.org/W2151335843","https://openalex.org/W2153593246","https://openalex.org/W2159698510","https://openalex.org/W2169189670","https://openalex.org/W2179680236","https://openalex.org/W2180394037"],"related_works":["https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W2117901445","https://openalex.org/W2946007965","https://openalex.org/W4256007160","https://openalex.org/W4205135025","https://openalex.org/W2094042791","https://openalex.org/W3153286430","https://openalex.org/W1535529518"],"abstract_inverted_index":{"IP":[0],"cores":[1],"are":[2,126],"widely":[3],"used":[4],"in":[5,149],"modern":[6],"SOC":[7],"designs.":[8],"Hierarchical":[9],"design":[10,17],"has":[11],"been":[12],"employed":[13],"for":[14,23,87],"the":[15,21,34,75,103,140],"growing":[16],"complexity,":[18],"which":[19],"stimulates":[20],"need":[22],"fixed-outline":[24,46],"floorplanning.":[25],"Meanwhile,":[26],"buffer":[27,40,88,91,115,144],"insertion":[28,41,92,145],"is":[29,42,61,80,93,156,163],"usually":[30],"adopted":[31],"to":[32,63,82,96,106,113],"meet":[33],"timing":[35],"requirement.":[36],"In":[37],"this":[38],"paper,":[39],"considered":[43],"with":[44,55],"a":[45,84,97,107,118,123,136],"constraint":[47],"using":[48],"Less":[49],"Flexibility":[50],"First":[51],"(LFF)":[52],"algorithm.":[53],"Compared":[54],"Simulated":[56],"Annealing":[57],"(SA),":[58],"our":[59,130,154],"work":[60,155],"able":[62],"distinguish":[64],"geometric":[65,98],"differences":[66],"between":[67],"two":[68],"floorplan":[69],"candidates,":[70],"even":[71],"if":[72],"they":[73],"have":[74],"same":[76],"topological":[77],"structure.":[78],"This":[79],"helpful":[81],"get":[83],"better":[85],"result":[86],"planning":[89],"since":[90,161],"quite":[94],"sensitive":[95],"change.":[99],"We":[100],"also":[101],"extend":[102],"previous":[104],"LFF":[105,120],"more":[108],"robust":[109],"version":[110],"called":[111],"Sliced-LFF":[112],"improve":[114],"planning.":[116],"Moreover,":[117,153],"2-staged":[119],"framework":[121],"and":[122,133,147],"post-greedy":[124],"procedure":[125],"introduced":[127],"based":[128],"on":[129,139],"net-classing":[131],"strategy":[132],"finally":[134],"achieve":[135],"significant":[137],"improvement":[138],"success":[141],"rate":[142],"of":[143],"(40.7%":[146],"37.1%":[148],"different":[150],"feature":[151],"sizes).":[152],"much":[157],"faster":[158],"than":[159],"SA,":[160],"it":[162],"deterministic":[164],"without":[165],"iterations.":[166]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}