{"id":"https://openalex.org/W2109720325","doi":"https://doi.org/10.1155/2011/475952","title":"A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies","display_name":"A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies","publication_year":2011,"publication_date":"2011-09-15","ids":{"openalex":"https://openalex.org/W2109720325","doi":"https://doi.org/10.1155/2011/475952","mag":"2109720325"},"language":"en","primary_location":{"id":"doi:10.1155/2011/475952","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/475952","pdf_url":"https://downloads.hindawi.com/archive/2011/475952.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2011/475952.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103075007","display_name":"Soumya Pandit","orcid":"https://orcid.org/0000-0001-8513-1904"},"institutions":[{"id":"https://openalex.org/I106542073","display_name":"University of Calcutta","ror":"https://ror.org/01e7v7w47","country_code":"IN","type":"education","lineage":["https://openalex.org/I106542073"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Soumya Pandit","raw_affiliation_strings":["Institute of Radio Physics and Electronics, University of Calcutta, Kolkata 700009, India"],"affiliations":[{"raw_affiliation_string":"Institute of Radio Physics and Electronics, University of Calcutta, Kolkata 700009, India","institution_ids":["https://openalex.org/I106542073"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027424392","display_name":"Chittaranjan Mandal","orcid":"https://orcid.org/0000-0002-5228-7002"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chittaranjan Mandal","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur 721302, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur 721302, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102706209","display_name":"Amit Patra","orcid":"https://orcid.org/0000-0002-3996-5761"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amit Patra","raw_affiliation_strings":["Indian Institute of Technology, Kharagpur 721302, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology, Kharagpur 721302, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103075007"],"corresponding_institution_ids":["https://openalex.org/I106542073"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.1420422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2011","issue":null,"first_page":"1","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6105945110321045},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6073518395423889},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.5349465608596802},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5208749771118164},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.48763933777809143},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4596644639968872},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45149654150009155},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.44921329617500305},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4436432719230652},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3604191541671753},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32249367237091064},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21910783648490906},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19148528575897217},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.10412564873695374}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6105945110321045},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6073518395423889},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.5349465608596802},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5208749771118164},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.48763933777809143},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4596644639968872},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45149654150009155},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.44921329617500305},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4436432719230652},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3604191541671753},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32249367237091064},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21910783648490906},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19148528575897217},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.10412564873695374},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1155/2011/475952","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/475952","pdf_url":"https://downloads.hindawi.com/archive/2011/475952.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1155/2011/475952","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/475952","pdf_url":"https://downloads.hindawi.com/archive/2011/475952.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2109720325.pdf","grobid_xml":"https://content.openalex.org/works/W2109720325.grobid-xml"},"referenced_works_count":38,"referenced_works":["https://openalex.org/W147475332","https://openalex.org/W565094964","https://openalex.org/W1496317909","https://openalex.org/W1536945048","https://openalex.org/W1565654659","https://openalex.org/W1965081201","https://openalex.org/W1996541803","https://openalex.org/W1998571609","https://openalex.org/W1998752433","https://openalex.org/W2007188683","https://openalex.org/W2031424373","https://openalex.org/W2037319848","https://openalex.org/W2039165693","https://openalex.org/W2040622301","https://openalex.org/W2061583850","https://openalex.org/W2067964949","https://openalex.org/W2075867689","https://openalex.org/W2082988498","https://openalex.org/W2086851361","https://openalex.org/W2089805275","https://openalex.org/W2101377736","https://openalex.org/W2102020705","https://openalex.org/W2106476087","https://openalex.org/W2115262433","https://openalex.org/W2115653505","https://openalex.org/W2116235542","https://openalex.org/W2122919983","https://openalex.org/W2126512450","https://openalex.org/W2129898575","https://openalex.org/W2131900240","https://openalex.org/W2134892053","https://openalex.org/W2148603752","https://openalex.org/W2148688841","https://openalex.org/W2161359911","https://openalex.org/W2163263148","https://openalex.org/W2168416793","https://openalex.org/W2169780952","https://openalex.org/W2618912786"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2393487946","https://openalex.org/W2373310108","https://openalex.org/W2386433614"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30,49,73,86,91,114,126,157,189],"systematic":[4],"methodology":[5,137,184],"for":[6,13],"the":[7,21,25,39,79,101,110,135,140,163,170],"generation":[8],"of":[9,20,24,32,78,100,113,134,179,191],"high-level":[10,98,111,128],"performance":[11,119],"models":[12,99,120,142],"analog":[14],"component":[15,26,103],"blocks.":[16],"The":[17,97,117,132,182],"transistor":[18],"sizes":[19],"circuit-level":[22,149],"implementations":[23],"blocks":[27,104],"along":[28],"with":[29,145,188],"set":[31,190],"geometry":[33],"constraints":[34],"applied":[35],"over":[36],"them":[37],"define":[38],"sample":[40],"space.":[41],"A":[42],"Halton":[43],"sequence":[44],"generator":[45],"is":[46,70,167],"used":[47,71,123],"as":[48,72],"sampling":[50],"algorithm.":[51],"Performance":[52],"data":[53],"are":[54,83,105,138,143],"generated":[55],"by":[56],"simulating":[57],"each":[58],"sampled":[59],"circuit":[60,180],"configuration":[61],"through":[62,85],"SPICE.":[63],"Least":[64],"squares":[65],"support":[66],"vector":[67],"machine":[68],"(LS-SVM)":[69],"regression":[74],"function.":[75],"Optimal":[76],"values":[77],"model":[80,112,164],"hyper":[81],"parameters":[82],"determined":[84],"grid":[87],"search-based":[88],"technique":[89],"and":[90,155,169],"genetic":[92],"algorithm-":[93],"(GA-)":[94],"based":[95],"technique.":[96],"individual":[102],"combined":[106],"analytically":[107],"to":[108,124,147,153],"construct":[109],"complete":[115],"system.":[116],"constructed":[118,141],"have":[121,156],"been":[122,186],"implement":[125],"GA-based":[127],"topology":[129],"sizing":[130],"process.":[131],"advantages":[133],"present":[136],"that":[139],"accurate":[144],"respect":[146],"real":[148],"simulation":[150],"results,":[151],"fast":[152],"evaluate,":[154],"good":[158],"generalization":[159],"ability.":[160],"In":[161],"addition,":[162],"construction":[165,171],"time":[166],"low":[168],"process":[172],"does":[173],"not":[174],"require":[175],"any":[176],"detailed":[177],"knowledge":[178],"design.":[181],"entire":[183],"has":[185],"demonstrated":[187],"numerical":[192],"results.":[193]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}