{"id":"https://openalex.org/W2000606381","doi":"https://doi.org/10.1155/2011/407507","title":"CONTANGO: Integrated Optimization of SoC Clock Networks","display_name":"CONTANGO: Integrated Optimization of SoC Clock Networks","publication_year":2011,"publication_date":"2011-03-17","ids":{"openalex":"https://openalex.org/W2000606381","doi":"https://doi.org/10.1155/2011/407507","mag":"2000606381"},"language":"en","primary_location":{"id":"doi:10.1155/2011/407507","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/407507","pdf_url":"https://downloads.hindawi.com/archive/2011/407507.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2011/407507.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014183639","display_name":"Dong\u2010Jin Lee","orcid":"https://orcid.org/0000-0002-2614-3953"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dong-Jin Lee","raw_affiliation_strings":["EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA","EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA#TAB#","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065370018","display_name":"Igor L. Markov","orcid":"https://orcid.org/0000-0002-3826-527X"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Igor L. Markov","raw_affiliation_strings":["EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA","EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA#TAB#"],"raw_orcid":"https://orcid.org/0000-0002-3826-527X","affiliations":[{"raw_affiliation_string":"EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"EECS Department, University of Michigan, 2260 Hayward Street, Ann Arbor, MI 48109-2121, USA#TAB#","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014183639"],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":4.0534,"has_fulltext":true,"cited_by_count":22,"citation_normalized_percentile":{"value":0.93954599,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"2011","issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7948652505874634},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7046869397163391},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6906338930130005},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6447420716285706},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6096667051315308},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5771676898002625},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5117580890655518},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47982048988342285},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4394334852695465},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.43835875391960144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.351614773273468},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2534528076648712},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2143368124961853},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1455952525138855}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7948652505874634},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7046869397163391},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6906338930130005},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6447420716285706},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6096667051315308},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5771676898002625},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5117580890655518},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47982048988342285},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4394334852695465},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43835875391960144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.351614773273468},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2534528076648712},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2143368124961853},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1455952525138855},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/2011/407507","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/407507","pdf_url":"https://downloads.hindawi.com/archive/2011/407507.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.187.2277","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.187.2277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/%7Eimarkov/pubs/jour/vlsides11-contgo.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.212.8055","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.212.8055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~imarkov/pubs/conf/date10-contango.pdf","raw_type":"text"}],"best_oa_location":{"id":"doi:10.1155/2011/407507","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/407507","pdf_url":"https://downloads.hindawi.com/archive/2011/407507.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6200000047683716,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2000606381.pdf","grobid_xml":"https://content.openalex.org/works/W2000606381.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1511001635","https://openalex.org/W1968636796","https://openalex.org/W2047383049","https://openalex.org/W2104116032","https://openalex.org/W2127434816","https://openalex.org/W2128237591","https://openalex.org/W2136768070","https://openalex.org/W2142587000","https://openalex.org/W2149417654","https://openalex.org/W2157779742","https://openalex.org/W2171825402"],"related_works":["https://openalex.org/W575918167","https://openalex.org/W2891365107","https://openalex.org/W1607653956","https://openalex.org/W1963722136","https://openalex.org/W2156857157","https://openalex.org/W2041662015","https://openalex.org/W2143994834","https://openalex.org/W4233686852","https://openalex.org/W2127611603","https://openalex.org/W2000606381"],"abstract_inverted_index":{"On-chip":[0],"clock":[1,86],"networks":[2],"are":[3],"remarkable":[4],"in":[5,16,29,45,135],"their":[6,17,30],"impact":[7],"on":[8,72,114],"the":[9],"performance":[10],"and":[11,39,47,63,93,121,139],"power":[12],"of":[13,22,85,137],"synchronous":[14],"circuits,":[15],"susceptibility":[18],"to":[19,89,106,126],"adverse":[20],"effects":[21],"semiconductor":[23],"technology":[24,61],"scaling,":[25],"as":[26,28,102,104],"well":[27,103],"strong":[31],"potential":[32],"for":[33,82],"improvement":[34],"through":[35],"better":[36],"CAD":[37],"algorithms":[38],"tools.":[40],"Existing":[41],"literature":[42],"is":[43,112],"rich":[44],"ideas":[46],"techniques":[48],"but":[49],"performs":[50],"large-scale":[51],"optimization":[52,84],"using":[53],"analytical":[54],"models":[55],"that":[56],"lost":[57],"accuracy":[58],"at":[59],"recent":[60],"nodes":[62],"have":[64],"rarely":[65],"been":[66],"validated":[67],"by":[68],"realistic":[69],"SPICE":[70],"simulations":[71],"large":[73],"industry":[74],"designs":[75],".":[76],"Our":[77,108],"work":[78],"offers":[79],"a":[80],"methodology":[81],"SPICE-accurate":[83],"networks,":[87],"coordinated":[88],"satisfy":[90],"slew":[91],"constraints":[92],"achieve":[94],"best":[95],"tradeoffs":[96],"between":[97],"skew,":[98],"insertion":[99],"delay,":[100],"power,":[101],"tolerance":[105],"variations.":[107],"implementation,":[109],"called":[110],"Contango,":[111],"evaluated":[113],"45":[115],"nm":[116],"benchmarks":[117],"from":[118],"IBM":[119],"Research":[120],"Texas":[122],"Instruments":[123],"with":[124],"up":[125],"50":[127],"K":[128],"sinks.":[129],"It":[130],"outperforms":[131],"all":[132],"published":[133],"results":[134],"terms":[136],"skew":[138],"shows":[140],"superior":[141],"scalability.":[142]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":7}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}