{"id":"https://openalex.org/W1976188995","doi":"https://doi.org/10.1155/2011/328640","title":"Efficient Resource Sharing Architecture for Multistandard Communication System","display_name":"Efficient Resource Sharing Architecture for Multistandard Communication System","publication_year":2011,"publication_date":"2011-05-24","ids":{"openalex":"https://openalex.org/W1976188995","doi":"https://doi.org/10.1155/2011/328640","mag":"1976188995"},"language":"en","primary_location":{"id":"doi:10.1155/2011/328640","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2011/328640","pdf_url":"https://downloads.hindawi.com/archive/2011/328640.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2011/328640.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103117707","display_name":"T. Suresh","orcid":null},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"T. Suresh","raw_affiliation_strings":["Department of CSE, R.M.K Engineering College, Anna University, Chennai 600025, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, R.M.K Engineering College, Anna University, Chennai 600025, India","institution_ids":["https://openalex.org/I33585257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024906564","display_name":"K. L. Shunmuganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. L. Shunmuganathan","raw_affiliation_strings":["Department of CSE, R.M.K Engineering College, Anna University, Chennai 600025, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, R.M.K Engineering College, Anna University, Chennai 600025, India","institution_ids":["https://openalex.org/I33585257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103117707"],"corresponding_institution_ids":["https://openalex.org/I33585257"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05381979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2011","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6811614036560059},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.6642177104949951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6601715087890625},{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.5136813521385193},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45793652534484863},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45664095878601074},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.45059287548065186},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41213613748550415},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3918367624282837},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.356109619140625},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34366410970687866},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12298581004142761}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6811614036560059},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.6642177104949951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6601715087890625},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.5136813521385193},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45793652534484863},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45664095878601074},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.45059287548065186},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41213613748550415},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3918367624282837},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.356109619140625},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34366410970687866},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12298581004142761},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2011/328640","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2011/328640","pdf_url":"https://downloads.hindawi.com/archive/2011/328640.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:hindawi.com:10.1155/2011/328640","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2011/328640","pdf_url":null,"source":{"id":"https://openalex.org/S4306400340","display_name":"Hindawi Journal of Chemistry (Hindawi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210126990","host_organization_name":"Hindawi (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210126990"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Research Article"}],"best_oa_location":{"id":"doi:10.1155/2011/328640","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2011/328640","pdf_url":"https://downloads.hindawi.com/archive/2011/328640.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1976188995.pdf","grobid_xml":"https://content.openalex.org/works/W1976188995.grobid-xml"},"referenced_works_count":28,"referenced_works":["https://openalex.org/W119289332","https://openalex.org/W1592744022","https://openalex.org/W1664736534","https://openalex.org/W1745980198","https://openalex.org/W1757537413","https://openalex.org/W1885706698","https://openalex.org/W1974887540","https://openalex.org/W1975407784","https://openalex.org/W2001840657","https://openalex.org/W2043778679","https://openalex.org/W2054253789","https://openalex.org/W2078043527","https://openalex.org/W2082192449","https://openalex.org/W2095616744","https://openalex.org/W2097800207","https://openalex.org/W2098129944","https://openalex.org/W2100297674","https://openalex.org/W2104078774","https://openalex.org/W2108805366","https://openalex.org/W2110981409","https://openalex.org/W2117648684","https://openalex.org/W2127097483","https://openalex.org/W2129997601","https://openalex.org/W2130227050","https://openalex.org/W2131002270","https://openalex.org/W2140495006","https://openalex.org/W2143194511","https://openalex.org/W2167956099"],"related_works":["https://openalex.org/W2792339401","https://openalex.org/W2530747331","https://openalex.org/W2125564215","https://openalex.org/W3097525855","https://openalex.org/W1986382998","https://openalex.org/W2517776947","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"The":[0,48,141],"Fourth":[1],"Generation":[2],"(4G)":[3],"network":[4,13],"is":[5,54,82,90,128,144],"expected":[6],"to":[7,30,55,66,119,187],"serve":[8],"mobile":[9],"subscribers":[10],"under":[11],"dynamic":[12],"conditions":[14],"and":[15,22,42,87,105,149,164],"offer":[16],"any":[17,120],"type":[18],"service:":[19],"anytime,":[20],"anywhere,":[21],"anyhow.":[23],"Two":[24],"such":[25],"technologies":[26],"that":[27,176],"can":[28,62],"respond":[29],"the":[31,67,107,113,134,159,165,170,177,188],"above":[32],"said":[33],"services":[34],"are":[35,102,167],"Wideband":[36],"Code":[37],"Division":[38,45],"Multiple":[39],"Access":[40],"(WCDMA)":[41],"Orthogonal":[43],"Frequency":[44],"Multiplexing":[46],"(OFDM).":[47],"main":[49],"contribution":[50],"of":[51,98,122,184],"this":[52,75],"paper":[53],"propose":[56],"a":[57,152],"dedicated":[58],"hardware":[59,115,179],"module":[60],"which":[61,117],"reconfigure":[63],"itself":[64],"either":[65],"OFDM":[68,85],"Wireless":[69],"LAN":[70],"or":[71],"WCDMA":[72,93],"standard.":[73,94],"In":[74],"paper,":[76],"Fast":[77],"Fourier":[78],"Transform":[79],"(FFT)":[80],"algorithm":[81],"implemented":[83,91],"for":[84,92,137],"standard,":[86],"rake":[88],"receiver":[89],"Initially":[95],"efficient":[96],"implementations":[97],"these":[99,123,138],"two":[100,124,139],"algorithms":[101],"tested":[103],"separately":[104],"identified":[106],"resources":[108,135,185],"utilized":[109],"by":[110],"them.":[111],"Then":[112],"new":[114],"architecture,":[116],"configures":[118],"one":[121],"standards":[125],"on":[126],"demand,":[127],"proposed.":[129],"This":[130],"architecture":[131,143,180],"efficiently":[132],"shares":[133],"needed":[136],"standards.":[140],"proposed":[142,178],"simulated":[145],"using":[146,158],"ModelSimSE":[147],"v6.5":[148],"mapped":[150],"onto":[151],"virtex":[153],"5":[154],"FPGA":[155],"device":[156],"(xc5v1x30ff324)":[157],"tool":[160],"Xilinx":[161],"ISE":[162],"9.2i,":[163],"results":[166,174],"compared":[168,186],"with":[169],"standard":[171],"approach.":[172],"These":[173],"show":[175],"utilizes":[181],"less":[182],"number":[183],"conventional":[189],"Reconfigurable":[190],"Receiver":[191],"Architecture":[192],"System.":[193]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}