{"id":"https://openalex.org/W1980985708","doi":"https://doi.org/10.1155/2010/451809","title":"Post-CTS Delay Insertion","display_name":"Post-CTS Delay Insertion","publication_year":2010,"publication_date":"2010-02-22","ids":{"openalex":"https://openalex.org/W1980985708","doi":"https://doi.org/10.1155/2010/451809","mag":"1980985708"},"language":"en","primary_location":{"id":"doi:10.1155/2010/451809","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2010/451809","pdf_url":"https://downloads.hindawi.com/archive/2010/451809.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://downloads.hindawi.com/archive/2010/451809.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029213009","display_name":"Jianchao Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jianchao Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081080799","display_name":"Bar\u0131\u015f Ta\u015fk\u0131n","orcid":"https://orcid.org/0000-0002-7631-5696"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Baris Taskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA"],"raw_orcid":"https://orcid.org/0000-0002-7631-5696","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA 19104, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.06792528,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2010","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.842441976070404},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.752239465713501},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7401670217514038},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6466678977012634},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5995478630065918},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5795677304267883},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5638962984085083},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5085874795913696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5039147734642029},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.49533811211586},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.4597198963165283},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.43003982305526733},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4111568331718445},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4054487347602844},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3638095557689667},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31726905703544617},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.2848696708679199},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22860926389694214},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14751139283180237},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.114205002784729},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10000178217887878},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.0785321295261383}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.842441976070404},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.752239465713501},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7401670217514038},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6466678977012634},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5995478630065918},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5795677304267883},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5638962984085083},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5085874795913696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5039147734642029},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.49533811211586},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.4597198963165283},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.43003982305526733},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4111568331718445},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4054487347602844},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3638095557689667},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31726905703544617},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2848696708679199},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22860926389694214},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14751139283180237},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.114205002784729},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10000178217887878},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0785321295261383},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2010/451809","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2010/451809","pdf_url":"https://downloads.hindawi.com/archive/2010/451809.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},{"id":"pmh:oai:hindawi.com:10.1155/2010/451809","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/451809","pdf_url":null,"source":{"id":"https://openalex.org/S4306400340","display_name":"Hindawi Journal of Chemistry (Hindawi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210126990","host_organization_name":"Hindawi (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210126990"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Research Article"}],"best_oa_location":{"id":"doi:10.1155/2010/451809","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2010/451809","pdf_url":"https://downloads.hindawi.com/archive/2010/451809.pdf","source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"VLSI Design","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1980985708.pdf","grobid_xml":"https://content.openalex.org/works/W1980985708.grobid-xml"},"referenced_works_count":17,"referenced_works":["https://openalex.org/W145461779","https://openalex.org/W1502296014","https://openalex.org/W1593860718","https://openalex.org/W1875554762","https://openalex.org/W1994777880","https://openalex.org/W2050475512","https://openalex.org/W2068256473","https://openalex.org/W2127033010","https://openalex.org/W2135347849","https://openalex.org/W2135558855","https://openalex.org/W2140367260","https://openalex.org/W2146068626","https://openalex.org/W2149417654","https://openalex.org/W2157210245","https://openalex.org/W2163629260","https://openalex.org/W3145128584","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W2163637408","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W2520965597","https://openalex.org/W1999924508","https://openalex.org/W2981406251"],"abstract_inverted_index":{"A":[0],"post-clock-tree-synthesis":[1],"(post-CTS)":[2],"optimization":[3],"method":[4],"is":[5,31,58,83,143],"proposed":[6],"that":[7,106,146],"suggests":[8],"delay":[9,48,51,132],"insertion":[10,30,52,133,165],"at":[11,61],"the":[12,15,44,62,69,72,76,100,107,111,121,128,147,150],"leaves":[13],"of":[14,25,43,47,110,127,149,171],"clock":[16,26,35,55,63,77,101,108,135,138,151,157],"tree":[17,36,78],"in":[18,65,75,124],"order":[19,66],"to":[20,67,91,119],"implement":[21],"a":[22,40,86],"limited":[23,32,164],"version":[24],"skew":[27,56,158],"scheduling.":[28],"Delay":[29],"on":[33,140],"each":[34],"branch":[37],"simultaneous":[38],"with":[39,130],"global":[41],"monitoring":[42],"total":[45],"amount":[46],"insertion.":[49],"The":[50,81],"for":[53],"nonzero":[54],"operation":[57],"performed":[59],"only":[60],"sinks":[64],"preserve":[68],"structure":[70],"and":[71],"optimizations":[73],"implemented":[74,84],"synthesis":[79],"stage.":[80],"methodology":[82],"as":[85],"linear":[87],"programming":[88],"model":[89],"amenable":[90],"two":[92],"design":[93],"objectives:":[94],"fixing":[95],"timing":[96,122],"violations":[97],"or":[98],"optimizing":[99],"period.":[102],"Experimental":[103],"results":[104],"show":[105],"networks":[109],"largest":[112],"ISCAS'89":[113],"circuits":[114,129],"can":[115],"be":[116],"corrected":[117],"post-CTS":[118],"resolve":[120],"conflicts":[123],"approximately":[125],"90%":[126],"minimal":[131],"(0.159":[134],"period":[136,152],"per":[137],"path":[139],"average).":[141],"It":[142],"also":[144],"shown":[145],"majority":[148],"improvement":[153,168],"achievable":[154],"through":[155,162,169],"unrestricted":[156],"scheduling":[159],"are":[160],"obtained":[161],"very":[163],"(43%":[166],"average":[167],"10%":[170],"max":[172],"insertion).":[173]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}