{"id":"https://openalex.org/W2048796720","doi":"https://doi.org/10.1155/2010/126591","title":"Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules","display_name":"Comparison of Memory Assignment Schemes for Switch Architectures with Shareable Parallel Memory Modules","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W2048796720","doi":"https://doi.org/10.1155/2010/126591","mag":"2048796720"},"language":"en","primary_location":{"id":"doi:10.1155/2010/126591","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/126591","pdf_url":"https://downloads.hindawi.com/journals/jece/2010/126591.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/journals/jece/2010/126591.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102012468","display_name":"Sanjeev Kumar","orcid":"https://orcid.org/0000-0001-9065-3010"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sanjeev Kumar","raw_affiliation_strings":["Department of Electrical /Computer Engineering, University of Texas-Pan American, Edinburg, TX 78541, USA","Department of Electrical, Computer Engineering, University of Texas-Pan American, Edinburg, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical /Computer Engineering, University of Texas-Pan American, Edinburg, TX 78541, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical, Computer Engineering, University of Texas-Pan American, Edinburg, TX#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102147918","display_name":"Alvaro Munoz","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alvaro Munoz","raw_affiliation_strings":["Department of Electrical Engineering, University of Texas-Dallas, Richardson, TX 75080, USA","Department of Electrical Engineering, University of Texas-Dallas, Richardson, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas-Dallas, Richardson, TX 75080, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Department of Electrical Engineering, University of Texas-Dallas, Richardson, TX#TAB#","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1400,"currency":"USD","value_usd":1400},"apc_paid":{"value":1400,"currency":"USD","value_usd":1400},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15468655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2010","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10974","display_name":"Advanced Queuing Theory Analysis","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1404","display_name":"Management Information Systems"},"field":{"id":"https://openalex.org/fields/14","display_name":"Business, Management and Accounting"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7514932155609131},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6431823968887329},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6400191187858582},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5993234515190125},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5986020565032959},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5893558859825134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5429319143295288},{"id":"https://openalex.org/keywords/packet-switching","display_name":"Packet switching","score":0.5273652672767639},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4853733777999878},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4686388671398163},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4417193531990051},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44155800342559814},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4412457346916199},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.43556737899780273},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33157700300216675},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30716702342033386},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.306021511554718},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.26001936197280884},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14199551939964294}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7514932155609131},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6431823968887329},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6400191187858582},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5993234515190125},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5986020565032959},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5893558859825134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5429319143295288},{"id":"https://openalex.org/C113508815","wikidata":"https://www.wikidata.org/wiki/Q193446","display_name":"Packet switching","level":3,"score":0.5273652672767639},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4853733777999878},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4686388671398163},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4417193531990051},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44155800342559814},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4412457346916199},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.43556737899780273},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33157700300216675},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30716702342033386},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.306021511554718},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.26001936197280884},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14199551939964294},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2010/126591","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/126591","pdf_url":"https://downloads.hindawi.com/journals/jece/2010/126591.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:57e41457ebf04da4814f06461c54e9a1","is_oa":true,"landing_page_url":"https://doaj.org/article/57e41457ebf04da4814f06461c54e9a1","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Journal of Electrical and Computer Engineering, Vol 2010 (2010)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2010/126591","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2010/126591","pdf_url":"https://downloads.hindawi.com/journals/jece/2010/126591.pdf","source":{"id":"https://openalex.org/S174662166","display_name":"Journal of Electrical and Computer Engineering","issn_l":"2090-0147","issn":["2090-0147","2090-0155"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Electrical and Computer Engineering","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2048796720.pdf","grobid_xml":"https://content.openalex.org/works/W2048796720.grobid-xml"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W74326264","https://openalex.org/W2100785182","https://openalex.org/W2115929642","https://openalex.org/W2119697341","https://openalex.org/W2127392178","https://openalex.org/W2168564032","https://openalex.org/W2169315408","https://openalex.org/W2486673534"],"related_works":["https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W1993089791","https://openalex.org/W2155373950","https://openalex.org/W4243618206","https://openalex.org/W3029446734","https://openalex.org/W2044064773","https://openalex.org/W2138825797","https://openalex.org/W1979982061","https://openalex.org/W3170849636"],"abstract_inverted_index":{"Switching":[0],"Architectures":[1],"deploying":[2,147],"shareable":[3,73],"parallel":[4,55,74,87,125,131,186],"memory":[5,26,56,75,88,113,126,137,150,167,177,203,225],"modules":[6,57,127],"are":[7,59],"quite":[8],"versatile":[9],"in":[10,69,79,191],"their":[11,67],"ability":[12],"to":[13,15,71,86,124,135,212],"scale":[14],"higher":[16],"capacity":[17],"while":[18],"retaining":[19],"the":[20,42,48,96,117,130,141,175,181,215,219],"advantage":[21],"of":[22,38,66,84,133,143,155,162,188,202,214,221],"sharing":[23],"its":[24],"entire":[25],"resource":[27],"among":[28],"all":[29],"input":[30,190],"and":[31,47,82,166,196,224],"output":[32],"ports.":[33],"The":[34,170],"two":[35],"main":[36],"classes":[37],"such":[39],"architectures,":[40],"namely,":[41],"Shared":[43],"Multibuffer\u2010(SMB\u2010)":[44],"based":[45,50],"switch":[46,91,98,120,146,158,184,194,217],"Sliding\u2010Window\u2010(SW\u2010)":[49],"packet":[51],"switch,":[52],"both":[53],"deploy":[54],"that":[58,128,154,174,213],"physically":[60],"separate":[61],"but":[62],"logically":[63],"connected.":[64],"Inspite":[65],"similarity":[68],"regards":[70],"using":[72],"modules,":[76],"they":[77],"differ":[78],"switching":[80,104],"control":[81,94,102],"scheduling":[83],"packets":[85,123,134,189],"modules.":[89,138,204],"SMB":[90,157,216],"uses":[92,99],"centralized":[93],"whereas":[95],"SW":[97],"a":[100,111,144,192,208],"decentralized":[101],"for":[103,116,121,180],"operations.":[105],"In":[106],"this":[107,148],"paper,":[108],"we":[109],"present":[110],"new":[112,149,176],"assignment":[114,151,178],"scheme":[115,152,179],"Sliding\u2010Window":[118],"(SW)":[119],"assigning":[122],"maximizes":[129,185],"storage":[132,187],"multiple":[136],"We":[139],"compare":[140],"performance":[142,210],"sliding\u2010window":[145],"with":[153],"an":[156],"architecture":[159],"under":[160,218],"conditions":[161],"identical":[163],"traffic":[164],"type":[165],"resources":[168],"deployed.":[169],"simulation":[171],"results":[172],"show":[173],"sliding":[182],"window":[183],"given":[193],"cycle,":[195],"it":[197,206],"does":[198],"not":[199],"require":[200],"speed\u2010up":[201],"Furthermore,":[205],"provides":[207],"superior":[209],"compared":[211],"constraints":[220],"fixed":[222],"memory\u2010bandwidth":[223],"resources.":[226]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}