{"id":"https://openalex.org/W2138157926","doi":"https://doi.org/10.1155/2009/631490","title":"An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography","display_name":"An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2138157926","doi":"https://doi.org/10.1155/2009/631490","mag":"2138157926"},"language":"en","primary_location":{"id":"doi:10.1155/2009/631490","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2009/631490","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2009/631490.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/journals/ijrc/2009/631490.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100406079","display_name":"Xinyu Li","orcid":"https://orcid.org/0000-0001-5398-3707"},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Xinyu Li","raw_affiliation_strings":["Laboratory of Electronics and Computer Engineering, ENSTA ParisTech, 32 boulevard Victor, 75739 Paris, France","Laboratory of Electronics and Computer Engineering, ENSTA-ParisTech, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Engineering, ENSTA ParisTech, 32 boulevard Victor, 75739 Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"Laboratory of Electronics and Computer Engineering, ENSTA-ParisTech, Paris, France#TAB#","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Omar Hammami","raw_affiliation_strings":["Laboratory of Electronics and Computer Engineering, ENSTA ParisTech, 32 boulevard Victor, 75739 Paris, France","Laboratory of Electronics and Computer Engineering, ENSTA-ParisTech, Paris, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory of Electronics and Computer Engineering, ENSTA ParisTech, 32 boulevard Victor, 75739 Paris, France","institution_ids":["https://openalex.org/I201181511"]},{"raw_affiliation_string":"Laboratory of Electronics and Computer Engineering, ENSTA-ParisTech, Paris, France#TAB#","institution_ids":["https://openalex.org/I201181511"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":{"value":925,"currency":"USD","value_usd":925},"apc_paid":{"value":925,"currency":"USD","value_usd":925},"fwci":1.553,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85248902,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"2009","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8843157887458801},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6959938406944275},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5636671781539917},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5335375070571899},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5288083553314209},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.495540976524353},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4756961762905121},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4410324990749359},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.4181109666824341},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3960111439228058},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14368966221809387},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08817660808563232}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8843157887458801},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6959938406944275},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5636671781539917},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5335375070571899},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5288083553314209},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.495540976524353},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4756961762905121},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4410324990749359},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.4181109666824341},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3960111439228058},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14368966221809387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08817660808563232},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1155/2009/631490","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2009/631490","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2009/631490.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:757366aec82343f9a6d75564b90beecd","is_oa":true,"landing_page_url":"https://doaj.org/article/757366aec82343f9a6d75564b90beecd","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, Vol 2009 (2009)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1155/2009/631490","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2009/631490","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2009/631490.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2138157926.pdf","grobid_xml":"https://content.openalex.org/works/W2138157926.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W112964067","https://openalex.org/W1492601037","https://openalex.org/W1555915743","https://openalex.org/W1559789667","https://openalex.org/W1580327099","https://openalex.org/W1784406605","https://openalex.org/W1850405760","https://openalex.org/W1989739148","https://openalex.org/W2026685380","https://openalex.org/W2040759155","https://openalex.org/W2050487400","https://openalex.org/W2078968715","https://openalex.org/W2105278657","https://openalex.org/W2119674509","https://openalex.org/W2158286596","https://openalex.org/W2355550369","https://openalex.org/W2472059992","https://openalex.org/W2497230668","https://openalex.org/W2521670942","https://openalex.org/W2543325716","https://openalex.org/W4234792749","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2354889781","https://openalex.org/W2160342394","https://openalex.org/W4256272048","https://openalex.org/W42608004","https://openalex.org/W1483078277","https://openalex.org/W1606353550","https://openalex.org/W208330780","https://openalex.org/W78887182","https://openalex.org/W753322642","https://openalex.org/W212184568"],"abstract_inverted_index":{"Embedded":[0,18],"system":[1],"design":[2,73],"is":[3,51,75,97,109,134],"increasingly":[4],"based":[5],"on":[6,20,34,127],"single":[7],"chip":[8],"multiprocessors":[9,19],"because":[10],"of":[11,31,91,140],"the":[12,23,43,47,102,141],"high":[13],"performance":[14,113],"and":[15,87],"flexibility":[16,25],"requirements.":[17],"FPGA":[21,35],"provide":[22,42],"additional":[24,55],"by":[26],"allowing":[27],"customization":[28],"through":[29],"addition":[30],"hardware":[32,69,116],"accelerators":[33],"when":[36],"parallel":[37,64,89],"software":[38,62,95],"implementation":[39,65],"does":[40],"not":[41],"expected":[44],"performance.":[45],"And":[46],"overall":[48],"multiprocessor":[49,133],"architecture":[50],"still":[52],"kept":[53],"for":[54,79],"applications.":[56],"This":[57],"provides":[58],"a":[59,128],"transition":[60],"to":[61,99,111],"only":[63],"while":[66],"avoiding":[67],"pure":[68],"implementation.":[70],"An":[71],"automatic":[72],"flow":[74,81],"proposed":[76],"well":[77],"suited":[78],"data":[80,88],"signal":[82],"processing":[83],"exhibiting":[84],"both":[85],"pipelining":[86],"mode":[90],"execution.":[92],"Fork\u2010Join":[93],"model\u2010based":[94],"parallelization":[96,104],"explored":[98],"find":[100],"out":[101],"best":[103],"configuration.":[105],"C\u2010based":[106],"synthesis":[107],"coprocessor":[108],"added":[110],"improve":[112],"with":[114],"more":[115],"resource":[117],"usage.":[118],"The":[119],"Triple":[120],"Data":[121],"Encryption":[122],"Standard":[123],"(TDES)":[124],"cryptographic":[125],"algorithm":[126],"48\u2010PE":[129],"single\u2010chip":[130],"distributed":[131],"memory":[132],"selected":[135],"as":[136],"an":[137],"application":[138],"example":[139],"flow.":[142]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2025-10-10T00:00:00"}