{"id":"https://openalex.org/W2067885187","doi":"https://doi.org/10.1155/2009/548324","title":"A Formal Approach to the Verification of Networks on Chip","display_name":"A Formal Approach to the Verification of Networks on Chip","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2067885187","doi":"https://doi.org/10.1155/2009/548324","mag":"2067885187"},"language":"en","primary_location":{"id":"doi:10.1155/2009/548324","is_oa":false,"landing_page_url":"https://doi.org/10.1155/2009/548324","pdf_url":null,"source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/en/publications/18693668-1f21-4e2a-9e0e-eda538298f28","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063371658","display_name":"D. Borrione","orcid":"https://orcid.org/0000-0002-4856-453X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dominique Borrione","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, CNRS, GrenobleINP, UJF, Grenoble Cedex, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, CNRS, GrenobleINP, UJF, Grenoble Cedex, France#TAB#","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072570254","display_name":"Amr S. Helmy","orcid":"https://orcid.org/0000-0002-8109-4058"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amr Helmy","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, CNRS, GrenobleINP, UJF, Grenoble Cedex, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, CNRS, GrenobleINP, UJF, Grenoble Cedex, France#TAB#","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005395622","display_name":"Laurence Pierre","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177483745","display_name":"Universit\u00e9 Joseph Fourier","ror":"https://ror.org/02aj0kh94","country_code":"FR","type":"education","lineage":["https://openalex.org/I177483745"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurence Pierre","raw_affiliation_strings":["Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, CNRS, GrenobleINP, UJF, Grenoble Cedex, France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture Laboratory, CNRS, GrenobleINP, UJF, Grenoble Cedex, France#TAB#","institution_ids":["https://openalex.org/I177483745","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088595514","display_name":"Julien Schmaltz","orcid":null},"institutions":[{"id":"https://openalex.org/I145872427","display_name":"Radboud University Nijmegen","ror":"https://ror.org/016xsfp80","country_code":"NL","type":"education","lineage":["https://openalex.org/I145872427"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Julien Schmaltz","raw_affiliation_strings":["Institute for Computing and Information Sciences, Radboud University, GL, Nijmegen, The Netherlands#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Computing and Information Sciences, Radboud University, GL, Nijmegen, The Netherlands#TAB#","institution_ids":["https://openalex.org/I145872427"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5575,"has_fulltext":true,"cited_by_count":30,"citation_normalized_percentile":{"value":0.95032173,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"2009","issue":"1","first_page":"548324","last_page":"548324"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8434040546417236},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5622180700302124},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4586254954338074},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.41984444856643677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35723504424095154},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.28249669075012207},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23820927739143372},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10807996988296509}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8434040546417236},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5622180700302124},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4586254954338074},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.41984444856643677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35723504424095154},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.28249669075012207},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23820927739143372},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10807996988296509}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1155/2009/548324","is_oa":false,"landing_page_url":"https://doi.org/10.1155/2009/548324","pdf_url":null,"source":{"id":"https://openalex.org/S4210171762","display_name":"EURASIP Journal on Embedded Systems","issn_l":"1687-3955","issn":["1687-3955","1687-3963"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319965","host_organization_name":"Springer Nature","host_organization_lineage":["https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer Nature"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"EURASIP Journal on Embedded Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire/18693668-1f21-4e2a-9e0e-eda538298f28","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/18693668-1f21-4e2a-9e0e-eda538298f28","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Borrione, D, Helmy, A, Pierre, L & Schmaltz, J 2009, 'A formal approach to the verification of networks on chip', EURASIP Journal on Embedded Systems, vol. 2009, pp. 548324-. https://doi.org/10.1155/2009/548324","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:repository.ubn.ru.nl:2066/76090","is_oa":true,"landing_page_url":"http://hdl.handle.net/2066/76090","pdf_url":"http://hdl.handle.net/2066/76090","source":{"id":"https://openalex.org/S4306401067","display_name":"Radboud Repository (Radboud University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145872427","host_organization_name":"Radboud University Nijmegen","host_organization_lineage":["https://openalex.org/I145872427"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Eurasip Journal on Embedded Systems, 2009, 1, pp. 1-14","raw_type":"Article / Letter to editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/18693668-1f21-4e2a-9e0e-eda538298f28","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/18693668-1f21-4e2a-9e0e-eda538298f28","pdf_url":"https://research.tue.nl/nl/publications/18693668-1f21-4e2a-9e0e-eda538298f28","source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"EURASIP Journal on Embedded Systems, 2009. Springer","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:HAL:hal-00419368v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00419368","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"EURASIP Journal on Embedded Systems, 2009, 2009 (Article ID 548324), pp.14. ⟨10.1155/2009/548324⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/18693668-1f21-4e2a-9e0e-eda538298f28","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/18693668-1f21-4e2a-9e0e-eda538298f28","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Borrione, D, Helmy, A, Pierre, L & Schmaltz, J 2009, 'A formal approach to the verification of networks on chip', EURASIP Journal on Embedded Systems, vol. 2009, pp. 548324-. https://doi.org/10.1155/2009/548324","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1503170978","https://openalex.org/W1508641834","https://openalex.org/W1521083034","https://openalex.org/W1534933292","https://openalex.org/W1542895703","https://openalex.org/W1553511155","https://openalex.org/W1597068544","https://openalex.org/W1946139549","https://openalex.org/W1972647957","https://openalex.org/W1975425602","https://openalex.org/W2095854047","https://openalex.org/W2096907015","https://openalex.org/W2099078002","https://openalex.org/W2111927499","https://openalex.org/W2114657592","https://openalex.org/W2115309705","https://openalex.org/W2115764319","https://openalex.org/W2122645481","https://openalex.org/W2124289821","https://openalex.org/W2126261264","https://openalex.org/W2128718940","https://openalex.org/W2132405775","https://openalex.org/W2143941433","https://openalex.org/W2152099665","https://openalex.org/W2154561484","https://openalex.org/W2154597023","https://openalex.org/W2160642395","https://openalex.org/W2167606397","https://openalex.org/W2515714993","https://openalex.org/W2537019364","https://openalex.org/W2540500304"],"related_works":["https://openalex.org/W161255303","https://openalex.org/W1544097700","https://openalex.org/W1488573418","https://openalex.org/W2152752131","https://openalex.org/W1922520186","https://openalex.org/W1946493810","https://openalex.org/W2145025660","https://openalex.org/W2981877881","https://openalex.org/W1994222400","https://openalex.org/W2391979747"],"abstract_inverted_index":null,"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}