{"id":"https://openalex.org/W2047199967","doi":"https://doi.org/10.1155/2009/259837","title":"FPGA Interconnect Topologies Exploration","display_name":"FPGA Interconnect Topologies Exploration","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2047199967","doi":"https://doi.org/10.1155/2009/259837","mag":"2047199967"},"language":"en","primary_location":{"id":"doi:10.1155/2009/259837","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2009/259837","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2009/259837.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/journals/ijrc/2009/259837.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112482028","display_name":"Hayder Mrabet","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hayder Mrabet","raw_affiliation_strings":["LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088890905","display_name":"Umer Farooq","orcid":"https://orcid.org/0000-0002-5220-4908"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Umer Farooq","raw_affiliation_strings":["LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6, Universit Pierre et Marie Curie, 4, Place Jussieu, 75252 Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 - Universit\u00e9 Pierre et Marie Curie - Paris, France","institution_ids":["https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":900,"currency":"USD","value_usd":900},"apc_paid":{"value":900,"currency":"USD","value_usd":900},"fwci":3.0517,"has_fulltext":true,"cited_by_count":59,"citation_normalized_percentile":{"value":0.91292091,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"2009","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8098658323287964},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8090910315513611},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7943027019500732},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7175955176353455},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5413545966148376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5292227864265442},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.45967888832092285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33147132396698},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17199769616127014},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08933621644973755}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8098658323287964},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8090910315513611},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7943027019500732},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7175955176353455},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5413545966148376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5292227864265442},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.45967888832092285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33147132396698},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17199769616127014},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08933621644973755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1155/2009/259837","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2009/259837","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2009/259837.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-01197287v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01197287","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, 2009, 2009, pp.259837. ⟨10.1155/2009/259837⟩","raw_type":"Journal articles"},{"id":"pmh:oai:doaj.org/article:52e1c49c5a3e4cbeb4ddfafce83d29ad","is_oa":true,"landing_page_url":"https://doaj.org/article/52e1c49c5a3e4cbeb4ddfafce83d29ad","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, Vol 2009 (2009)","raw_type":"article"},{"id":"pmh:oai:sure.sunderland.ac.uk:16356","is_oa":true,"landing_page_url":"https://www.hindawi.com/journals/ijrc/2009/259837/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402295","display_name":"Sunderland Repository (University of Sunderland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5728261","host_organization_name":"University of Sunderland","host_organization_lineage":["https://openalex.org/I5728261"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"PeerReviewed"}],"best_oa_location":{"id":"doi:10.1155/2009/259837","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2009/259837","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2009/259837.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2047199967.pdf","grobid_xml":"https://content.openalex.org/works/W2047199967.grobid-xml"},"referenced_works_count":18,"referenced_works":["https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W1966573088","https://openalex.org/W1970296212","https://openalex.org/W2011918740","https://openalex.org/W2019320146","https://openalex.org/W2038318386","https://openalex.org/W2039288205","https://openalex.org/W2056667966","https://openalex.org/W2068028029","https://openalex.org/W2104033302","https://openalex.org/W2106175923","https://openalex.org/W2113645429","https://openalex.org/W2116094656","https://openalex.org/W2120397377","https://openalex.org/W2138840350","https://openalex.org/W2275304190","https://openalex.org/W4232904085"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,37,65,115],"improved":[4],"interconnect":[5,124],"network":[6],"for":[7],"Tree\u2010based":[8,57],"FPGA":[9],"architecture":[10,58,66,116],"that":[11,64,105],"unifies":[12],"two":[13],"unidirectional":[14],"programmable":[15],"networks.":[16],"New":[17],"tools":[18],"are":[19,33,96],"developed":[20],"to":[21,35,114,127],"place":[22],"and":[23,46,53,71,83,93,122],"route":[24],"the":[25,50,56,76,88],"largest":[26],"benchmark":[27],"circuits,":[28],"where":[29],"different":[30],"optimization":[31],"techniques":[32],"used":[34],"get":[36],"optimized":[38],"architecture.":[39],"The":[40],"effect":[41],"of":[42,55,81,100],"variation":[43],"in":[44,79,98],"LUT":[45,68,92],"cluster":[47,94],"size":[48,69,73,95],"on":[49],"area,":[51],"performance,":[52],"power":[54,85],"is":[59,75],"analyzed.":[60],"Experimental":[61],"results":[62],"show":[63,104],"with":[67,90,109],"4":[70,74],"arity":[72],"most":[77],"efficient":[78,97],"terms":[80,99],"area":[82],"static":[84],"dissipation,":[86],"whereas":[87],"architectures":[89],"higher":[91],"performance.":[101],"We":[102],"also":[103],"unifying":[106],"a":[107],"Mesh":[108],"this":[110],"Tree":[111],"topology":[112],"leads":[113],"which":[117],"has":[118],"good":[119],"layout":[120],"scalability":[121],"better":[123],"efficiency":[125],"compared":[126],"VPR\u2010style":[128],"Mesh.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}