{"id":"https://openalex.org/W2106165004","doi":"https://doi.org/10.1155/2008/902653","title":"SystemC Transaction-Level Modeling of an MPSoC Platform Based on an Open Source ISS by Using Interprocess Communication","display_name":"SystemC Transaction-Level Modeling of an MPSoC Platform Based on an Open Source ISS by Using Interprocess Communication","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2106165004","doi":"https://doi.org/10.1155/2008/902653","mag":"2106165004"},"language":"en","primary_location":{"id":"doi:10.1155/2008/902653","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2008/902653","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2008/902653.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://downloads.hindawi.com/journals/ijrc/2008/902653.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035532776","display_name":"Sami Boukhechem","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Sami Boukhechem","raw_affiliation_strings":["UMR CNRS 5158, University of Burgundy, 9 Avenue Alain Savary B.P: 47870, 21078 Dijon Cedex, France"],"affiliations":[{"raw_affiliation_string":"UMR CNRS 5158, University of Burgundy, 9 Avenue Alain Savary B.P: 47870, 21078 Dijon Cedex, France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033215653","display_name":"El\u2010Bay Bourennane","orcid":"https://orcid.org/0000-0002-4809-3002"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"El-Bay Bourennane","raw_affiliation_strings":["UMR CNRS 5158, University of Burgundy, 9 Avenue Alain Savary B.P: 47870, 21078 Dijon Cedex, France"],"affiliations":[{"raw_affiliation_string":"UMR CNRS 5158, University of Burgundy, 9 Avenue Alain Savary B.P: 47870, 21078 Dijon Cedex, France","institution_ids":["https://openalex.org/I177064439","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5035532776"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I177064439"],"apc_list":{"value":900,"currency":"USD","value_usd":900},"apc_paid":{"value":900,"currency":"USD","value_usd":900},"fwci":0.3466,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68775319,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2008","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.963179349899292},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8697847127914429},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8647533655166626},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.8565938472747803},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6524732708930969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5921609401702881},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5398091673851013},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4986109733581543},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.496476948261261},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4579654037952423},{"id":"https://openalex.org/keywords/inter-process-communication","display_name":"Inter-process communication","score":0.43541219830513},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4134121537208557},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3781217932701111},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.253434419631958},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24034565687179565}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.963179349899292},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8697847127914429},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8647533655166626},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.8565938472747803},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6524732708930969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5921609401702881},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5398091673851013},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4986109733581543},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.496476948261261},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4579654037952423},{"id":"https://openalex.org/C204156049","wikidata":"https://www.wikidata.org/wiki/Q751436","display_name":"Inter-process communication","level":2,"score":0.43541219830513},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4134121537208557},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3781217932701111},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.253434419631958},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24034565687179565},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1155/2008/902653","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2008/902653","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2008/902653.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:cd72fd985ad543b2805cb8e8870548bf","is_oa":true,"landing_page_url":"https://doaj.org/article/cd72fd985ad543b2805cb8e8870548bf","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Reconfigurable Computing, Vol 2008 (2008)","raw_type":"article"},{"id":"pmh:oai:hindawi.com:10.1155/2008/902653","is_oa":true,"landing_page_url":"https://doi.org/10.1155/2008/902653","pdf_url":null,"source":{"id":"https://openalex.org/S4306400340","display_name":"Hindawi Journal of Chemistry (Hindawi)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210126990","host_organization_name":"Hindawi (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210126990"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Research Article"}],"best_oa_location":{"id":"doi:10.1155/2008/902653","is_oa":true,"landing_page_url":"http://doi.org/10.1155/2008/902653","pdf_url":"https://downloads.hindawi.com/journals/ijrc/2008/902653.pdf","source":{"id":"https://openalex.org/S194867674","display_name":"International Journal of Reconfigurable Computing","issn_l":"1687-7195","issn":["1687-7195","1687-7209"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869"],"host_organization_lineage_names":["Hindawi Publishing Corporation"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Reconfigurable Computing","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2106165004.pdf","grobid_xml":"https://content.openalex.org/works/W2106165004.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1970939331","https://openalex.org/W1983594961","https://openalex.org/W2064332668","https://openalex.org/W2112432448","https://openalex.org/W2123441175","https://openalex.org/W2127194995","https://openalex.org/W2131248589","https://openalex.org/W2131583907","https://openalex.org/W2133408453","https://openalex.org/W2150187345","https://openalex.org/W2151174323","https://openalex.org/W2164095419","https://openalex.org/W2170664015"],"related_works":["https://openalex.org/W2576551918","https://openalex.org/W1525398417","https://openalex.org/W2133408453","https://openalex.org/W1831349210","https://openalex.org/W1486803855","https://openalex.org/W2143185107","https://openalex.org/W2341647340","https://openalex.org/W4248763817","https://openalex.org/W2121502652","https://openalex.org/W2144666235"],"abstract_inverted_index":{"Transaction-level":[0],"modeling":[1,51,58],"(TLM)":[2],"is":[3,46,74,128],"a":[4,20,25,49,56,142],"promising":[5],"technique":[6],"to":[7,23,129,152],"deal":[8],"with":[9,132],"the":[10,84,97,110,133],"increasing":[11],"complexity":[12],"of":[13,29,37,125,135,145],"modern":[14],"embedded":[15,67],"systems.":[16],"This":[17,53],"model":[18,24],"allows":[19],"system":[21],"designer":[22],"complete":[26],"application,":[27],"composed":[28],"hardware":[30],"and":[31,64,89,109,137],"software":[32],"parts,":[33],"at":[34,141],"several":[35],"levels":[36],"abstraction.":[38],"For":[39],"this":[40,126],"purpose,":[41],"we":[42],"use":[43],"systemC,":[44],"which":[45,114],"proposed":[47,72],"as":[48],"standardized":[50],"language.":[52],"paper":[54],"presents":[55],"transaction-level":[57],"cosimulation":[59],"methodology":[60],"for":[61,87],"modeling,":[62],"validating,":[63],"verifying":[65],"our":[66],"open":[68,76,101],"architecture":[69,139],"platform.":[70],"The":[71,123],"platform":[73],"an":[75,100,149],"source":[77,102],"multiprocessor":[78],"system-on-chip":[79,91],"(MPSoC)":[80],"platform,":[81,108],"integrated":[82],"under":[83],"synthesis":[85],"tool":[86],"adaptive":[88],"reconfigurable":[90],"(STARSoC)":[92],"environment.":[93],"It":[94],"relies":[95],"on":[96],"integration":[98],"between":[99],"instruction":[103],"set":[104],"simulators":[105],"(ISSs),":[106],"OR1Ksim":[107],"systemC":[111],"simulation":[112],"environment":[113],"contains":[115],"other":[116],"components":[117],"(wishbone":[118],"bus,":[119],"memories,":[120],",":[121],"etc.).":[122],"aim":[124],"work":[127],"provide":[130],"designers":[131],"possibility":[134],"faster":[136],"efficient":[138],"exploration":[140],"higher":[143],"level":[144],"abstractions,":[146],"starting":[147],"from":[148],"algorithmic":[150],"description":[151],"implementation":[153],"details.":[154]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}